# Sanken

## Off-Line PRC Controllers with Integrated Power MOSFET STR-A6100 Series

## **Data Sheet**

## **Description**

The STR-A6100 series are power ICs for switching power supplies, incorporating a MOSFET and a current mode PRC controller IC.

PRC (Pulse Ratio Control) controls on-time with fixed off-time.


The IC includes a startup circuit and a standby function to achieve the low standby power. The rich set of protection features helps to realize low component counts, and high performance-to-cost power supply.

#### **Features**

- Current Mode Type Pulse Ratio Control
- No Load Power Consumption < 40 mW
- Leading Edge Blanking Function
- Automatic Bias Function
- Protections

Overcurrent Protection (OCP): Pulse-by-pulse Overload Protection (OLP): Auto-restart Overvoltage Protection (OVP): Latched Shutdown Thermal Shutdown Protection (TSD): Latched Shutdown

#### **Typical Application**



#### **Package**

DIP7



Not to scale

#### **Selection Guide**

Specifications

Specifications			
Part Number	Fixed Off-time	Automatic Bias Function	Startup Resistance
STR-A61××	8 μs	Yes	_
STR-A61××M	11.5 μs		
STR-A61××E	11.5 μs	_	Yes*

<sup>\*</sup> ST pin does not need diode.

 Power MOSFET electrical characteristics and output power. Pour\*

power, 1 001					
Part Number	$V_{ m DSS}$	R <sub>DS(ON)</sub>	P <sub>OUT</sub> (Open Frame)		
(min.)	(max.)	AC220V	AC85 ~265V		
STR-A6153E		1.9 Ω	22 W	18 W	
STR-A6151		3.95 Ω	15 W	13 W	
STR-A6151M	650 V	3.93 \(\Omega\)2	13 W	15 W	
STR-A6159		6 Ω	13 W	10 W	
STR-A6159M		0.22	15 W	10 W	
STR-A6169	800 V	19.2 Ω	8 W	5 W	

<sup>\*</sup> The output power is actual continues power that is measured at 50 °C ambient. The peak output power can be 120 to 140 % of the value stated here. Core size, ON Duty, and thermal design affect the output power. It may be less than the value stated here.

#### **Applications**

- White Goods
- Auxiliary SMPS
- Low Power SMPS, etc.

## **Contents**

Des	cription	1
1.	Absolute Maximum Ratings	3
2.	Electrical Characteristics	4
3.	Performance Curves	5 7 7
4.	Block Diagrams	9
5.	Pin Configuration Definitions	10
6.	Typical Applications	11
7.	Physical Dimensions	12
8.	Marking Diagrams	13
9.	Operational Description	14 15 15 16 16 16
10.	Design Notes	18
11.	Pattern Layout Example	22
12.	Reference Design of Power Supply	23
Imr	ortant Notes	25

#### 1. Absolute Maximum Ratings

• The polarity value for current specifies a sink as "+," and a source as "-," referencing the IC.

• Unless otherwise specified,  $T_A$  is 25 °C, 7 pin = 8 pin

Parameter	Symbol	Test Conditions	Pins	Rating	Units	Remarks
D: D1G (II)				2.5		A6151/51M
		C' - 1 - 1 - 1 -	0 1	3.4	1 ,	A6153E
Drain Peak Current <sup>(1)</sup>	$I_{DPEAK}$	Single pulse	8 – 1	1.8	A	A6159/59M
				1.2		A6169
				3.2		A6131/31M
				2.5		A6151/51M
Maximum Switching	T	(3)	8 – 1	3.4	A	A6153E
Current <sup>(2)</sup>	$I_{DMAX}$		0 – 1	1.8	A	A6159/59M
				1.2		A6169
		$I_{LPEAK} = 2.5 A$		72		A6151/51M
Avalanche Energy <sup>(4)(5)</sup>	$E_{AS}$	$I_{LPEAK} = 3.4 A$	8 – 1	136	m.J	A6153E
Avaianche Energy	LAS	$I_{LPEAK} = 1.8 A$	0 – 1	24		A6159/59M
		$I_{LPEAK} = 1.2 A$		7		A6169
S/OCP Pin Voltage	V <sub>OCP</sub>		1 - 3	-0.5 to 6	V	
VCC Pin Voltage	$V_{CC}$		2 - 3	35	V	
FB/OLP Pin Voltage	$V_{FB/OLP}$		4 - 3	−0.5 to 10	V	
ST Pin Voltage	$V_{ST}$		5 - 3	-0.3 to 600	V	
Power MOSFET Power Dissipation <sup>(6)</sup>	$P_{D1}$	(7)	8 – 1	1.35	W	
Control Part Power	P <sub>D2</sub>	$V_{CC} \times I_{CC}$	2-3	0.15	W	A61×× A61××M
Dissipation <sup>(8)</sup>	1 02	1601146	2 3	0.46	1 ''	A6153E
Frame Temperature in Operation	$T_{\mathrm{F}}$			-20 to 125	°C	Recommended operation temperature $T_F = 115$ °C (max.)
Operating Ambient Temperature	$T_{OP}$		_	-20 to 125	°C	
Storage Temperature	$T_{stg}$		_	-40 to 125	°C	
Junction Temperature	$T_{ch}$		_	150	°C	

<sup>(1)</sup> See Figure 3-1. SOA Temperature Derating Coefficient Curve

 <sup>(2)</sup> Maximum Switching Current is Drain current that is limited by the V<sub>GS(th)</sub> of internal power MOSFET and the gate drive voltage of internal control IC setting. T<sub>A</sub> = -20 to 125 °C
 (3) STR-A61××: V<sub>1-3</sub> = 0.86 V, STR-A61××M/E: V<sub>1-3</sub> = 1.28 V

<sup>(4)</sup> See Figure 3-2. Avalanche Energy Derating Coefficient Curve

<sup>(5)</sup> Single pulse,  $V_{DD} = 99 \text{ V}$ , L = 20 mH(6) See Section 3.3 Ta- $P_{D1}$  curve

When embedding this hybrid IC onto the printed circuit board (cupper area in a 15 mm  $\times$  15 mm)

<sup>(8)</sup> See Section 3.4 Ta-P<sub>D2</sub> curve

## 2. Electrical Characteristics

• The polarity value for current specifies a sink as "+," and a source as "-," referencing the IC.

• Unless otherwise specified,  $T_A = 25$  °C,  $V_{CC} = 20$  V, 7 pin = 8 pin

Parameter Parameter	Symbol	Test Conditions	Pins	Min.	Тур.	Max.	Units	Remarks
<b>Power Supply Startup Opera</b>	tion							
Operation Start Voltage	V <sub>CC(ON)</sub>		2 – 3	16	17.5	19.2	V	
Operation Stop Voltage <sup>(1)</sup>	V <sub>CC(OFF)</sub>		2 – 3	9	10	11	V	
Circuit Current in Operation	I <sub>CC(ON)</sub>		2 – 3			4	mA	
Circuit Current in Non Operation	I <sub>CC(OFF)</sub>	V <sub>CC</sub> = 14 V	2 – 3	_	_	50	μA	
Automatic Bias Threshold Voltage <sup>(1)(2)</sup>	V <sub>CC(BIAS)</sub>		2 – 3	9.6	10.6	11.6	V	A61××
$V_{\text{CC(BIAS)}} - V_{\text{CC(OFF)}}^{(2)}$	_		_	0.2			V	A61××
Startup Current	$I_{STARTUP}$	$V_{CC} = 15 \text{ V}$	2 – 3	-1230	-790	-340	μA	
ST Pin Leakage Current	I <sub>START(leak)</sub>		5 – 3		_	30	μΑ	
PRC Operation								
				7.3	8	8.7		A61××
Maximum Off Time	t <sub>OFF(MAX)</sub>		8 – 3	10.5	11.5	12.5	μs	A61××M A6153E
<b>Standby Operation</b>								
	V <sub>BURST</sub>		4 – 3	0.70	0.79	0.88		A61××
Burst Threshold Voltage				0.66	0.75	0.84	V	A61××M A6153E
<b>Protection Operation</b>								
Leading Edge Blanking Time	$t_{\mathrm{BW}}$			200	320	480	ns	
o on m				0.69	0.77	0.86		A61××
OCP Threshold Voltage	V <sub>OCP(TH)</sub>		1 – 3	0.96	1.13	1.28	V	A61××M A6153E
OLP Threshold Voltage	$V_{OLP}$		4 – 3	6.5	7.2	7.9	V	
FB/OLP Pin Source Current			4 0	-35	-26	-18		A61××
in OLP Operation	$I_{OLP}$		4 – 3	-34.1	-26	-18.2	μA	A61××M A6153E
FB/OLP Pin Maximum	T		1 - 2	-388	-300	-227		A61××
Source Current	$I_{FB(MAX)}$		4 – 3	-390	-300	-220	μA	A61××M A6153E
VCC Pin OVP Threshold Voltage	V <sub>CC(OVP)</sub>		2 – 3	28.7	31.2	34.1	V	
Latched Shutdown Keep Current	I <sub>CC(H)</sub>		2 – 3			200	μΑ	
Latched Shutdown Release Threshold Voltage	V <sub>CC(La.OFF)</sub>		2 – 3	6.6	7.3	8.0	V	
Thermal Shutdown Operating Temperature	$T_{j(TSD)} \\$		_	135	_		°C	

 $<sup>\</sup>frac{\text{(1)}}{\text{V}_{\text{CC(BIAS)}}} > \text{V}_{\text{CC(OFF)}} \text{ always.}$   $\text{(2)} \text{ STR-A61} \times \text{M} \text{ and STR-A6153E do not have the Automatic Bias Threshold voltage because the automatic bias}$ function is not included.

Parameter	Symbol	Test Conditions	Pins	Min.	Тур.	Max.	Units	Remarks
Power MOSFET								
Drain-to-Source Breakdown Voltage	$V_{ m DSS}$	$I_{\rm D} = 300 \; \mu A$	8-1 650				V	A6151/51M A6159/59M A6153E
Voluge			800 -				A6169	
Drain Leakage Current	$I_{DSS}$	$V_D = V_{DSS}$	8 – 1			300	μΑ	
				_	_	1.9		A6153E
0. P. 1.	D	T 0.4.A	0 1	3.95	A6151/51M			
On Resistance	$R_{DS(ON)}$	$I_D = 0.4 A$	8-1 — 6	32	A6159/59M			
				_	_	19.2		A6169
Switching Time	$t_{\mathrm{f}}$	$V_D = 10V$	8 – 1	_	_	250	ns	
Thermal Characteristics								
Thermal Resistance <sup>(3)</sup>	$\theta_{\text{ch-F}}$			_		52	°C/W	

 $<sup>\</sup>theta_{\text{ch-F}}$  is thermal resistance between channel and frame. Frame temperature  $(T_F)$  is measured at the base of pin 3.

#### 3. Performance Curves

## 3.1 Derating Curves




Figure 3-1. SOA Temperature Derating Coefficient Curve







Figure 3-2. Avalanche Energy Derating Coefficient Curve


## 3.2 Power MOSFET Safe Operating Area Curves

- When the IC is used, the safe operating area curve should be multiplied by the temperature derating coefficient derived from Figure 3-1.
- The broken line in the safe operating area curve is the drain current curve limited by on-resistance.
- Unless otherwise specified,  $T_A = 25$  °C, Single pulse












## 3.3 Ambient Temperature versus Power Dissipation, P<sub>D1</sub> Curve



## 3.4 Internal Frame Temperature versus Power Dissipation, P<sub>D2</sub> Curves




#### 3.5 Transient Thermal Resistance Curves




## 4. Block Diagrams


#### $STR-A61\times\times$




#### STR-A61××M



## **STR-A6153E**



## **5. Pin Configuration Definitions**



Pin	Name	Descriptions
1	S/OCP	Power MOSFET source and input of overcurrent protection (OCP) signal
2	VCC	Power supply voltage input for control part and input of overvoltage protection (OVP) signal
3	GND	Ground
4	FB /OLP	Input of constant voltage control signal and input of over load protection (OLP) signal
5	ST	Startup current input
6	_	(Pin removed)
7	D	Power MOSFET drain
8	D	1 Owel MOSI E1 diam

#### 6. Typical Applications

- The PCB traces of D pins should be as wide as possible, in order to enhance thermal dissipation.
- In applications having a power supply specified such that V<sub>DS</sub> has large transient surge voltages, a clamp snubber circuit of a capacitor-resistor-diode (CRD) combination should be added on the primary winding P, or a damper snubber circuit of a capacitor (C) or a resistor-capacitor (RC) combination should be added between the D pin and the S/OCP pin.
- As shown in Figure 6-2, STR-A6153E does not need diode connected to ST pin.




Figure 6-1. Typical Application (STR-A61××/ STR-A61××M)





Figure 6-2. Typical Application (STR-A6153E)

## 7. Physical Dimensions

• DIP7 (Type A)




0.5±0.1

- Bare lead frame: Pb-free (RoHS compliant)



0.89TYP



- Bare lead frame: Pb-free (RoHS compliant)

0.89TYP

0.5±0.1

## 8. Marking Diagram




Table 8-1. Specific Device Code

Specific Device Code	Part Number
A6153E	STR-A6153E
A6151	STR-A6151
A6151M	STR-A6151M
A6159	STR-A6159
A6159M	STR-A6159M
A6169	STR-A6169

#### 9. Operational Description

- All of the parameter values used in these descriptions are typical values of STR-A6151, unless they are specified as minimum or maximum.
- With regard to current direction, "+" indicates sink current (toward the IC) and "-" indicates source current (from the IC).

#### 9.1 Startup Operation

Figure 9-1 shows the circuit around VCC pin. Figure 9-2 shows VCC pin voltage behavior during the startup period.




Figure 9-1. VCC Pin Peripheral Circuit




Figure 9-2. VCC Pin Voltage during Startup Period

The IC incorporates the startup circuit. The circuit is connected to ST pin. During the startup process, the constant current,  $I_{STARTUP} = -790 \mu A$ , charges C2 at VCC pin. When VCC pin voltage increases to  $V_{CC(ON)} = 17.5 \text{ V}$ , the IC starts the operation. Then circuit current increases and VCC pin voltage decreases. Since the Operation Stop Voltage  $V_{CC(OFF)} = 10 \text{ V}$  is low, the auxiliary winding voltage reaches to setting value before VCC pin voltage decreases to V<sub>CC(OFF)</sub>. Thus control circuit continues the operation. The voltage from

the auxiliary winding D in Figure 9-1 becomes a power source to the control circuit in operation.

The approximate value of auxiliary winding voltage is about 15 V to 20 V, taking account of the winding turns of D winding so that VCC pin voltage becomes Equation (2) within the specification of input and output voltage variation of power supply.

$$V_{\text{CC(BIAS)}}(\text{max.}) < V_{\text{CC}} < V_{\text{CC(OVP)}}(\text{min.})$$
  
 $\Rightarrow 11.6(\text{V}) < V_{\text{CC}} < 28.7(\text{V})$  (1)

The startup time of IC is determined by C2 capacitor value. The approximate startup time tSTART is calculated as follows:

$$t_{\text{START}} = C2 \times \frac{V_{\text{CC(ON)}} - V_{\text{CC(INT)}}}{\left| I_{\text{STRATUP}} \right|}$$
 (2)

Where:

t<sub>START</sub>: Startup time of IC (s) V<sub>CC(INT)</sub>: Initial voltage on VCC pin (V)

## 9.2 Undervoltage Lockout (UVLO)

Figure 9-3 shows the relationship of VCC pin voltage and circuit current ICC. When VCC pin voltage increases to  $V_{CC(ON)} = 17.5 \text{ V}$ , the control circuit starts switching operation and the circuit current ICC increases. When VCC pin voltage decreases to  $V_{CC(OFF)} = 10 \text{ V}$ , the control circuit stops operation by UVLO (Undervoltage Lockout) circuit, and reverts to the state before startup.




Figure 9-3. Relationship between VCC Pin Voltage and I<sub>CC</sub>

#### 9.3 Constant Output Voltage Control

Figure 9-4 shows FB/OLP pin peripheral circuit, Figure 9-5 shows the waveform of  $I_D$  and FB comparator input.

The IC achieves the constant voltage control of the power supply output by PRC (Pulse Ratio Control). PRC controls on-time with fixed off-time. In addition, the IC uses the peak-current-mode control method, which enhances the response speed and provides the stable operation.




Figure 9-4. FB/OLP Pin Peripheral Circuit




Figure 9-5. Drain Current and FB Comparator Input Voltage Waveforms

The internal fixed off-time,  $t_{OFF}$  is made from internal off timer circuit, the turn-on timing of power MOSFET depends on  $t_{OFF}$ .

#### • Turn-on

After the period of  $t_{OFF}$ , OFF signal output becomes High,  $\overline{Q}$  of PRC latch circuit is latched to Low. As a result, turn-on signal is input to the gate control circuit, and power MOSFET turns on.

#### • Tuen-off

When the OCP comparator or the FB comparator resets the PRC latch circuit,  $\overline{Q}$  of PRC latch circuit is latched to High. As a result, turn-off signal is input to the gate control circuit, and power MOSFET turns off.

The IC controls the peak value of  $V_{\text{OCPM}}$  voltage to be close to target voltage  $(V_{\text{SC}})$ , comparing  $V_{\text{OCPM}}$  with  $V_{\text{SC}}$  by internal FB comparator.

 $V_{\text{OCPM}}$  is amplified  $V_{\text{ROCP}}$  voltage that is a detection voltage by current detection resistor,  $R_{\text{OCP}}$ .

#### • Light load Conditions

When load conditions become lighter, the output voltage,  $V_{OUT}$ , increases. Thus, the feedback current from the error amplifier on the secondary-side also increases. The feedback current is sunk at the FB/OLP pin, transferred through a photo-coupler, PC1, and the FB/OLP pin voltage decreases. Thus,  $V_{SC}$  decreases, and the peak value of  $V_{OCPM}$  is controlled to be low, and the peak drain current of  $I_D$  decreases.

This control prevents the output voltage from increasing.

#### Heavy Load Conditions

When load conditions become greater, the IC performs the inverse operation to that described above. Thus,  $V_{SC}$  increases and the peak drain current of  $I_D$  increases.

This control prevents the output voltage from decreasing.

#### 9.4 Leading Edge Blanking Function

The constant voltage control of output of the IC uses the peak-current-mode control method.

In peak-current-mode control method, there is a case that the power MOSFET turns off due to unexpected response of FB comparator or overcurrent protection circuit (OCP) to the steep surge current in turning on a power MOSFET.

In order to prevent this operation, Leading Edge Blanking Time,  $t_{\rm BW} = 320$  ns is built-in.

In the period of  $t_{BW}$ , the IC does not respond to the surge voltage in turning on the power MOSFET.

#### 9.5 Auto-standby Function

Auto-standby mode is activated automatically when the drain current,  $I_D$ , reduces under light load conditions, at which  $I_D$  is less than 25% of the maximum drain current (it is in the Overcurrent Protection state). The operation mode becomes burst oscillation, as shown in Figure 9-6. The 25% of the maximum drain current corresponds to the Burst Threshold Voltage of FB/OLP pin,  $V_{BURST}=0.79\ V\ (0.75\ V\ for\ STR-A61\times M\ and\ STR-A6153E).$ 

Burst oscillation mode reduces switching losses and improves power supply efficiency because of periodic non-switching intervals.

Generally, to improve efficiency under light load conditions, the frequency of the burst mode becomes just a few kilohertz. Because the IC suppresses the peak drain current well during burst mode, audible noises can be reduced.




Figure 9-6. Auto-standby Mode Timing

#### 9.6 Automatic Bias Function (STR-A61xx)

STR-A61xx includes the automatic bias function. The function becomes active during burst oscillation mode. When VCC pin voltage decreases to the Automatic Bias Threshold Voltage,  $V_{\text{CC(BIAS)}} = 10.6$  V, during burst oscillation mode, the IC shifts to PRC operation so that VCC pin voltage does not decrease. As a result, the IC achieves stable standby operation.

However, if the Bias Assist function is always activated during steady-state operation including standby mode, the power loss increases. Therefore, the VCC pin voltage should be more than  $V_{\text{CC(BIAS)}}$ , for example, by adjusting the turns ratio of the auxiliary winding and secondary winding and/or reducing the value of R2 in Figure 10-2 (see Section 10.1 Peripheral Components for a detail of R2).

#### 9.7 Overcurrent Protection Function (OCP)

Overcurrent Protection Function (OCP) detects each drain peak current level of a power MOSFET on pulse-by-pulse basis, and limits the output power when

the current level reaches to OCP threshold voltage,  $V_{\text{OCP(TH)}} = 0.77~\text{V}$  (1.13 V for STR-A61××M and STR-A6153E).

Figure 9-7 shows the output characteristics. When OCP becomes active, the output voltage decreases and the auxiliary winding voltage,  $V_{\rm D}$  decreases in proportion to the output voltage.

When VCC pin voltage decreases to  $V_{CC(OFF)} = 10 \text{ V}$ , the control circuit stops operation by UVLO circuit, and reverts to the state before startup. After that, VCC pin voltage is increased by Startup Current,  $I_{STARTUP}$ . When VCC pin voltage increases to  $V_{CC(ON)} = 17.5 \text{ V}$ , the IC restarts the operation. Thus the intermittent operation by UVLO is repeated in OCP operation.

The IC usually has some propagation delay time. The steeper the slope of the actual drain current at a high AC input voltage is, the larger the actual peak of drain current is. As a result, the detection voltage becomes higher than  $V_{\text{OCP(TH)}}$ . Thus, the output current depends on the AC input voltage in OCP operation (see Figure 9-7).




Figure 9-7. Output Characteristic Curves

When the multi outputs transformer is used, there is the case that the auxiliary winding voltage,  $V_D$  does not decrease and the intermittent operation is not started, even if output voltage decreases in OCP operation. This is due to the poor coupling of transformer. In this case, the overload protection (OLP) becomes active. (see Section 9.8.)

#### 9.8 Overload Protection (OLP)

Figure 9-8 shows the FB/OLP pin peripheral circuit. Figure 9-9 shows the OLP operational waveforms.

When the peak drain current of  $I_D$  is limited by OCP operation, the output voltage,  $V_{OUT}$ , decreases and the feedback current from the secondary photo-coupler becomes zero. Thus, the feedback current,  $I_{FB}$ , charges C3 connected to the FB/OLP pin and the FB/OLP pin voltage increases. When the FB/OLP pin voltage increases to  $V_{FB(OLP)} = 7.2$  V or more for the OLP delay time,  $t_{DLY}$  or more, the OLP function is activated and the IC stops switching operation.  $t_{DLY}$  is calculated using

Equation (3).

$$t_{DLY} = C4 \times \frac{(V_{OLP} - V_Z)}{I_{OLP}}$$
 (3)

Where:

t<sub>DLY</sub>: OLP delay time

V<sub>Z</sub>: zener voltage of zener diode, DZ1

 $I_{\text{OLP}}$ : FB/OLP Pin Source Current in OLP Operation is  $-26~\mu A$ 

After the switching operation stops, VCC pin voltage decreases to Operation Stop Voltage  $V_{\text{CC(OFF)}} = 10 \text{ V}$  and the intermittent operation by UVLO is repeated.

This intermittent operation reduces the stress of parts such as power MOSFET and secondary side rectifier diode. In addition, this operation reduces power consumption because the switching period in this intermittent operation is short compared with oscillation stop period. When the abnormal condition is removed, the IC returns to normal operation automatically.

As shown in Figure 9-9,  $t_{DLY}$  should be longer than  $t_{START}$  which is the period until the output voltage becomes constant. If  $t_{DLY}$  is shorter than  $t_{START}$ , the power supply may not start due to OLP operation.




Figure 9-8. FB/OLP Pin Peripheral Circuit




Figure 9-9. OLP Operational Waveforms

#### 9.9 Overvoltage Protection (OVP)

Figure 9-10 shows the OVP operational waveforms.

When a voltage between VCC pin and GND terminal increases to  $V_{\text{CC(OVP)}} = 31.2 \text{ V}$  or more, OVP function is activated. When the OVP function is activated, the IC stops switching operation at the latched state.

After that, VCC pin voltage is decreased by circuit current of IC. When VCC pin voltage becomes  $V_{\rm CC(OFF)} = 10$  V or less, VCC pin voltage is increased by Startup Current. When VCC pin voltage increases to  $V_{\rm CC(ON)} = 17.5$  V, the circuit current increases and VCC pin voltage decreases. In this way, VCC pin voltage goes up and down between  $V_{\rm CC(OFF)}$  and  $V_{\rm CC(ON)}$  during the latched state, excessive increase of VCC pin voltage is prevented.

Releasing the latched state is done by turning off the input voltage and by dropping the VCC pin voltage below  $V_{CC(I,a,OFF)} = 7.3 \text{ V}$ .




Figure 9-10. OVP Operational Waveforms

If output voltage detection circuit becomes open, the output voltage of secondary side increases. In case the VCC pin voltage is provided by using auxiliary winding of transformer, the overvoltage conditions can be detected because the VCC pin voltage is proportional to output voltage. The approximate value of output voltage  $V_{\text{OUT}(\text{OVP})}$  in OVP condition is calculated by using Equation (4).

$$V_{\text{OUT(OVP)}} = \frac{V_{\text{OUT(NORMAL)}}}{V_{\text{CC(NORMAL)}}} \times 31.2 \tag{4}$$

Where

 $V_{OUT(NORMAL)}$ : Output voltage in normal operation  $V_{CC(NORMAL)}$ : VCC pin voltage in normal operation

#### 9.10 Thermal Shutdown Function (TSD)

When the temperature of control circuit increases to Tj(TSD) = 135 °C or more, Thermal Shutdown function is activated. When the TSD function is activated, the IC stops switching operation at the latched state (see the Section 9.9). Releasing the latched state is done by turning off the input voltage and by dropping the VCC pin voltage below  $V_{CC(La.OFF)} = 7.3 \text{ V}$ .

#### 10.Design Notes

#### **10.1 External Components**

Take care to use properly rated, including derating as necessary and proper type of components.




Figure 10-1. Peripheral Circuit of IC

#### • Electrolytic Capacitor

Apply proper derating to ripple current, voltage, and temperature rise. Use of high ripple current and low impedance types, designed for switch mode power supplies, is recommended.

#### • S/OCP Pin Peripheral Circuit

Choose a type of low internal inductance because a high frequency switching current flows to  $R_{\text{OCP}}$  in Figure 10-1, and of properly allowable dissipation.

#### • VCC Pin Peripheral Circuit

The value of C2 in Figure 10-1 is generally recommended to be  $10\mu$  to  $47\mu F$  (see Section 9.1, because the startup time is determined by the value of C2). In actual power supply circuits, there are cases in which the VCC pin voltage fluctuates in proportion to the output current,  $I_{OUT}$  (see Figure 10-2), and the Overvoltage Protection function (OVP) on the VCC pin may be activated. This happens because C2 is charged to a peak voltage on the auxiliary winding D,

which is caused by the transient surge voltage coupled from the primary winding when the power MOSFET turns off. For alleviating C2 peak charging, it is effective to add some value R2, of several tenths of ohms to several ohms, in series with D2 (see Figure 10-1). The optimal value of R2 should be determined using a transformer matching what will be used in the actual application, because the variation of the auxiliary winding voltage is affected by the transformer structural design.




Figure 10-2. Variation of VCC Pin Voltage and Power

#### • FB/OLP Pin Peripheral Circuit

Figure 10-1 performs high frequency noise rejection and phase compensation, and should be connected close to these pins. The value of C3 is recommended to be about 2200p to  $0.01\mu F$ .

In order to make the value of C3 low and make the output response fast, DZ1 and C4 are connected.

DZ1 prevents C4 charging in normal operation. The zener voltage of DZ1,  $V_Z$  should be set higher than FB/OLP pin voltage in normal operation. Usually, the value of  $V_Z$  is about 4.7 V to 5.6 V.

C4 is for OLP delay time,  $t_{DLY}$  setting. If C4 is too small, the power supply may not start due to OLP operation (see Section 9.8). The value of C4 is about 4.7  $\mu F$  to 22  $\mu F$ .

C3, C4 and DZ1 should be selected based on actual operation in the application.

#### • ST Pin Peripheral Circuit

When STR-A61×× and STR-A61××M are used,  $D_{ST}$  or  $R_{ST}$  should be connected to ST pin as shown in Figure 10-1.  $D_{ST}$  and  $R_{ST}$  prevent negative voltage from applying to ST pin. If ST pin voltage becomes under -0.3 V, the power supply may not start. The value of  $D_{ST}$  and  $R_{ST}$  should be selected based on actual operation in the application.

Recommended value of  $R_{ST}$  is 33 k $\Omega$ ,

Recommended characteristics of D<sub>ST</sub> is as follows:

Characteristics	Recommended Range
Peak Reverse Voltage, V <sub>RM</sub>	> 35 V
Forward current, I <sub>F</sub>	> 1.5 mA
Reverse Recovery Time, t <sub>rr</sub>	< 27 μs
Reverse Leakage Current, I <sub>R</sub>	< 100 μΑ

#### • Snubber Circuit

In case the serge voltage of  $V_{DS}$  is large, the circuit should be added as follows (see Figure 10-1);

- A clamp snubber circuit of a capacitor-resistordiode (CRD) combination should be added on the primary winding P.
- A damper snubber circuit of a capacitor (C) or a resistor-capacitor (RC) combination should be added between the D pin and the GND pin.
   In case the damper snubber circuit is added, this components should be connected near D pin and S/OCP pin.

#### Phase Compensation

A typical phase compensation circuit with a secondary shunt regulator (U51) is shown in Figure 10-3.

C52 and R53 are for phase compensation. The value of C52 and R53 are recommended to be around 0.047  $\mu F$  to 0.47  $\mu F$  and 4.7  $k\Omega$  to 470  $k\Omega,$  respectively. They should be selected based on actual operation in the application.




Figure 10-3. Peripheral Circuit Around Secondary Shunt Regulator (U51)

#### • Transformer

Apply proper design margin to core temperature rise by core loss and copper loss.

Because the switching currents contain high frequency currents, the skin effect may become a consideration.

Choose a suitable wire gauge in consideration of the RMS current and a current density of 4 to 6 A/mm<sup>2</sup>.

If measures to further reduce temperature are still necessary, the following should be considered to increase the total surface area of the wiring:

- Increase the number of wires in parallel.
- Use litz wires.
- Thicken the wire gauge.

In the following cases, the surge of VCC pin voltage becomes high.


- The surge voltage of primary main winding, P, is high (low output voltage and high output current power supply designs)
- <sup>o</sup> The winding structure of auxiliary winding, D, is susceptible to the noise of winding P.

When the surge voltage of winding D is high, the VCC pin voltage increases and the Overvoltage Protection function (OVP) may be activated. In transformer design, the following should be considered:


- The coupling of the winding P and the secondary output winding S should be maximized to reduce the leakage inductance.
- The coupling of the winding D and the winding S should be maximized.
- The coupling of the winding D and the winding P should be minimized.

In the case of multi-output power supply, the coupling of the secondary-side stabilized output winding, S1, and the others (S2, S3…) should be maximized to improve the line-regulation of those outputs.

Figure 10-4 shows the winding structural examples of two outputs.



Winding structural example (a)



Winding structural example (b)

Figure 10-4. Winding Structural Examples

Winding structural example (a):

S1 is sandwiched between P1 and P2 to maximize the coupling of them for surge reduction of P1 and P2.

D is placed far from P1 and P2 to minimize the coupling to the primary for the surge reduction of D.

Winding structural example (b)

P1 and P2 are placed close to S1 to maximize the coupling of S1 for surge reduction of P1 and P2. D and S2 are sandwiched by S1 to maximize the coupling of D and S1, and that of S1 and S2. This structure reduces the surge of D, and improves the line-regulation of outputs.

## 10.2 PCB Trace Layout and Component Placement

Since the PCB circuit trace design and the component layout significantly affects operation, EMI noise, and power dissipation, the high frequency PCB trace should be low impedance with small loop and wide trace.

In addition, the ground traces affect radiated EMI noise, and wide, short traces should be taken into account.

Figure 10-5 shows the circuit design example.

(1) Main Circuit Trace Layout: S/OCP pin to R<sub>OCP</sub> to C1 to T1 (winding P) to D pin

This is the main trace containing switching currents, and thus it should be as wide trace and small loop as possible. If C1 and the IC are distant from each other, placing a capacitor such as film capacitor (about 0.1  $\mu F$  and with proper voltage rating) close to the transformer or the IC is recommended to reduce impedance of the high frequency current loop.

#### (2) Control Ground Trace Layout

Since the operation of IC may be affected from the large current of the main trace that flows in control ground trace, the control ground trace should be separated from main trace and connected at a single point grounding of point A in Figure 10-5 as close to the  $R_{\rm OCP}$  pin as possible.

(3) VCC Trace Layout: GND pin to C2 (negative) to T1 (winding D) to R2 to D2 to C2 (positive) to VCC pin This is the trace for supplying power to the IC, and thus it should be as small loop as possible. If C2 and the IC are distant from each other, placing a capacitor such as film capacitor  $C_f$  (about 0.1  $\mu F$  to 1.0  $\mu F$ ) close to the VCC pin and the GND pin is recommended.

#### (4) R<sub>OCP</sub> Trace Layout

 $R_{\rm OCP}$  should be placed as close as possible to the S/OCP pin. The connection between the power ground of the main trace and the IC ground should be at a single point ground (point A in Figure 10-5) which is close to the base of  $R_{\rm OCP}$ .

#### (5) FB/OLP Trace Layout

The components connected to FB/OLP pin should be as close to FB/OLP pin as possible. The trace between the components and FB/OLP pin should be as short as possible.

(6) Secondary Rectifier Smoothing Circuit Trace Layout: T1 (winding S) to D51 to C51

This is the trace of the rectifier smoothing loop, carrying the switching current, and thus it should be as wide trace and small loop as possible. If this trace is thin and long, inductance resulting from the loop may increase surge voltage at turning off the power MOSFET. Proper rectifier smoothing trace layout helps to increase margin against the power MOSFET breakdown voltage, and reduces stress on the clamp snubber circuit and losses in it.

#### (7) Thermal Considerations

Because the power MOSFET has a positive thermal coefficient of  $R_{\rm DS(ON)}$ , consider it in thermal design. Since the copper area under the IC and the D pin trace act as a heatsink, its traces should be as wide as possible.




Figure 10-5. Peripheral Circuit Example of IC

## 11.Pattern Layout Example

The following show the PCB pattern layout example and the circuit schematic with STR-A6100 series.




Figure 11-1. PCB Layout Example




Figure 11-2. Circuit of the PCB Layout Example

The above circuit symbols correspond to these of Figure 11-1.

## 12. Reference Design of Power Supply

As an example, the following show the power supply specification, the circuit schematic, the bill of materials, and the transformer specification.

• Power Supply Specifications

IC	STR-A6159
Input Voltage	AC 85 V to AC 265 V
Maximum Output Power	5 W
Output	5 V / 1 A

• Circuit Schematic See Figure 11-2

#### • Bill of Materials

Symbol	Part type	Ratings <sup>(1)</sup>	Recommended Sanken Parts	Symbol	Part type	Ratings <sup>(1)</sup>	Recommended Sanken Parts
F1	Fuse	AC 250 V, 500 mA		R6	General, chip	10 Ω, 1/4 W	
L1 (2)	CM inductor	16.5 mH		R9 (2)	General, chip	0 $\Omega$ , 1/4 W	
ZNR1 (2)	Varistor	Open		R91	Metal oxide, chip	$270~k\Omega,~1/4~W$	
D1	General	600 V, 1 A	AM01A (Axial)	R92	Metal oxide, chip	270 kΩ, 1/4 W	
D2	Fast recovery	200 V, 1 A	AL01Z	R93	Metal oxide, chip	270 kΩ, 1/4 W	
D3	Zener, chip	5.1 V		PC1	Photo-coupler	PC123 or equiv	
D4	General, chip	200 V, 1 A		IC1	IC	_	STR-A6159
D91	Fast recovery	1000 V, 0.2 A	EG01C	T1	Transformer	See the specification	
C1 (2)	Film	0.15 μF, 270 V		L2 (2)	Inductor	2.2 μF	
C2	Electrolytic	22 μF, 450 V		D11	Schottky, chip	60 V, 2 A	SJPB-H6
C3	Ceramic, chip	4700 pF, 50 V		C11	Electrolytic	680 μF, 10 V	
C4	Electrolytic	22 μF, 50 V		C12	Electrolytic	220 μF, 10 V	
C5	Electrolytic	2.2 μF, 50 V		C13	Ceramic, chip	0.1 μF, 50 V	
C8 (2)	Ceramic, chip	0.33 μF, 50 V		C14 (2)	Ceramic, chip	Open	
C91	Ceramic, chip	1000 pF, 630 V		R11	General, chip	220 Ω, 1/8 W	
C99 (2)	Ceramic, Y1	2200 μF, AC 250 V		R12	General, chip	1.5 kΩ, 1/8 W	
R1 (2)	General, chip	Open		R13 (2)	General, chip, 1%	0 Ω, 1/8 W	
R2 (2)	General, chip	Open		R14	General, chip, 1%	10 kΩ, 1/8 W	
R3	General, chip	10 Ω, 1/4 W		R15	General, chip, 1%	10 kΩ, 1/8 W	
R4	General, chip	10 Ω, 1/4 W		R16	General, chip	47kΩ, 1/8 W	
R5	General, chip	10 Ω, 1/4 W		IC2	Shunt regulator	V <sub>REF</sub> = 2.5 V TL431 or equiv	

 $<sup>^{(1)}</sup>$  Unless otherwise specified, the voltage rating of capacitor is 50 V or less and the power rating of resistor is 1/8 W or less.

<sup>(2)</sup> It is necessary to be adjusted based on actual operation in the application.

<sup>(3)</sup> Resistors applied high DC voltage and of high resistance are recommended to select resistors designed against electromigration or use combinations of resistors in series for that to reduce each applied voltage, according to the requirement of the application.


• Transformer Specifications • Primary Inductance, L<sub>P</sub>: 3.1 mH


<sup>o</sup> Core Size: EI-16

<sup>a</sup> Al-value: 114 nH/N<sup>2</sup> (Center gap of about 0.188 mm)

Winding Specification

Winding	Symbol	Number of Turns (T)	Wire Diameter (mm)	Construction
Primary winding	P1	66	φ 0.18 UEW	Double-layer, solenoid winding
Primary winding	P2	99	φ 0.18 UEW	Triple-layer, solenoid winding
Auxiliary winding	D	29	φ 0.18 UEW	Solenoid winding
Output	<b>S</b> 1	11	$\phi 0.4 \times 3 \text{ TIW}$	Solenoid winding





Cross-section view

•: Start at this pin

#### **Important Notes**

- All data, illustrations, graphs, tables and any other information included in this document (the "Information") as to Sanken's products listed herein (the "Sanken Products") are current as of the date this document is issued. The Information is subject to any change without notice due to improvement of the Sanken Products, etc. Please make sure to confirm with a Sanken sales representative that the contents set forth in this document reflect the latest revisions before use.
- The Sanken Products are intended for use as components of general purpose electronic equipment or apparatus (such as home appliances, office equipment, telecommunication equipment, measuring equipment, etc.). Prior to use of the Sanken Products, please put your signature, or affix your name and seal, on the specification documents of the Sanken Products and return them to Sanken. When considering use of the Sanken Products for any applications that require higher reliability (such as transportation equipment and its control systems, traffic signal control systems or equipment, disaster/crime alarm systems, various safety devices, etc.), you must contact a Sanken sales representative to discuss the suitability of such use and put your signature, or affix your name and seal, on the specification documents of the Sanken Products and return them to Sanken, prior to the use of the Sanken Products. The Sanken Products are not intended for use in any applications that require extremely high reliability such as: aerospace equipment; nuclear power control systems; and medical equipment or systems, whose failure or malfunction may result in death or serious injury to people, i.e., medical devices in Class III or a higher class as defined by relevant laws of Japan (collectively, the "Specific Applications"). Sanken assumes no liability or responsibility whatsoever for any and all damages and losses that may be suffered by you, users or any third party, resulting from the use of the Sanken Products in the Specific Applications or in manner not in compliance with the instructions set forth herein.
- In the event of using the Sanken Products by either (i) combining other products or materials or both therewith or (ii) physically, chemically or otherwise processing or treating or both the same, you must duly consider all possible risks that may result from all such uses in advance and proceed therewith at your own responsibility.
- Although Sanken is making efforts to enhance the quality and reliability of its products, it is impossible to completely avoid the occurrence of any failure or defect or both in semiconductor products at a certain rate. You must take, at your own responsibility, preventative measures including using a sufficient safety design and confirming safety of any equipment or systems in/for which the Sanken Products are used, upon due consideration of a failure occurrence rate and derating, etc., in order not to cause any human injury or death, fire accident or social harm which may result from any failure or malfunction of the Sanken Products. Please refer to the relevant specification documents and Sanken's official website in relation to derating.
- No anti-radioactive ray design has been adopted for the Sanken Products.
- The circuit constant, operation examples, circuit examples, pattern layout examples, design examples, recommended examples, all information and evaluation results based thereon, etc., described in this document are presented for the sole purpose of reference of use of the Sanken Products.
- Sanken assumes no responsibility whatsoever for any and all damages and losses that may be suffered by you, users or any third party, or any possible infringement of any and all property rights including intellectual property rights and any other rights of you, users or any third party, resulting from the Information.
- No information in this document can be transcribed or copied or both without Sanken's prior written consent.
- Regarding the Information, no license, express, implied or otherwise, is granted hereby under any intellectual property rights and any other rights of Sanken.
- Unless otherwise agreed in writing between Sanken and you, Sanken makes no warranty of any kind, whether express or implied, including, without limitation, any warranty (i) as to the quality or performance of the Sanken Products (such as implied warranty of merchantability, and implied warranty of fitness for a particular purpose or special environment), (ii) that any Sanken Product is delivered free of claims of third parties by way of infringement or the like, (iii) that may arise from course of performance, course of dealing or usage of trade, and (iv) as to the Information (including its accuracy, usefulness, and reliability).
- In the event of using the Sanken Products, you must use the same after carefully examining all applicable environmental laws and regulations that regulate the inclusion or use or both of any particular controlled substances, including, but not limited to, the EU RoHS Directive, so as to be in strict compliance with such applicable laws and regulations.
- You must not use the Sanken Products or the Information for the purpose of any military applications or use, including but not limited to the development of weapons of mass destruction. In the event of exporting the Sanken Products or the Information, or providing them for non-residents, you must comply with all applicable export control laws and regulations in each country including the U.S. Export Administration Regulations (EAR) and the Foreign Exchange and Foreign Trade Act of Japan, and follow the procedures required by such applicable laws and regulations.
- Sanken assumes no responsibility for any troubles, which may occur during the transportation of the Sanken Products including the falling thereof, out of Sanken's distribution network.
- Although Sanken has prepared this document with its due care to pursue the accuracy thereof, Sanken does not warrant that it is
  error free and Sanken assumes no liability whatsoever for any and all damages and losses which may be suffered by you resulting
  from any possible errors or omissions in connection with the Information.
- Please refer to our official website in relation to general instructions and directions for using the Sanken Products, and refer to the relevant specification documents in relation to particular precautions when using the Sanken Products.
- All rights and title in and to any specific trademark or tradename belong to Sanken and such original right holder(s).

DSGN-CEZ-16003