General Description

The MAX9310 is a fast, low-skew 1:5 differential driver with selectable LVPECL/HSTL inputs and LVDS outputs, designed for clock distribution applications. This device features an ultra-low propagation delay of 345ps with 45.5mA of supply current.

The MAX9310 operates from a 2.375V to 2.625V power supply for use in 2.5V systems. A 2:1 input multiplexer is used to select one of two differential inputs. The input selection is controlled through the CLKSEL pin. This device also features a synchronous enable function.

The MAX9310 is offered in a space-saving 20-pin TSSOP package and operates over the extended temperature range from -40°C to +85°C.

Applications

Data and Clock Drivers and Buffers Central-Office Backplane Clock Distribution DSLAM Base Stations ATE

- Guaranteed 1.0GHz Operating Frequency
- ♦ 8ps Output-to-Output Skew
- ♦ 345ps Propagation Delay
- ♦ Accepts LVPECL and Differential HSTL Inputs
- Synchronous Output Enable/Disable
- Two Selectable Differential Inputs
- ♦ 2.375V to 2.625V Supply Voltage
- ESD Protection: ±2kV (Human Body Model)
- Input Bias Resistors Drive Output Low for Open Inputs

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
|------------|----------------|-------------|
| MAX9310EUP | -40°C to +85°C | 20 TSSOP |

Functional diagram appears at end of data sheet.



M/IXI/M

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

Maxim Integrated Products 1

Pin Configuration

ABSOLUTE MAXIMUM RATINGS

| $\label{eq:VCC} \begin{array}{llllllllllllllllllllllllllllllllllll$ | Multilayer PC Board 20-Pin TSSOP+91°C/W Junction-to-Ambient Thermal Resistance with 500LFPM Airflow Single-Layer PC board 20-Pin TSSOP+96°C/W Junction-to-Case Thermal Resistance |
|---|--|
| Single-Layer PC Board | 20-Pin TSSOP+20°C/W |
| 20-Pin TSSOP (derate 7.69mW/°C above +70°C)615mW | Operating Temperature Range40°C to +85°C |
| Multilayer PC Board | Junction Temperature+150°C |
| 20-Pin TSSOP (derate 11mW/°C above +70°C)879mW | Storage Temperature Range65°C to +150°C |
| Junction-to-Ambient Thermal Resistance in Still Air | ESD Protection |
| Single-Layer PC Board | Human Body Model (inputs and outputs)±2kV |
| 20-Pin TSSOP+130°C/W | Lead Temperature (soldering, 10s)+300°C |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} - GND = 2.375V \text{ to } 2.625V, \text{ outputs terminated with } 100\Omega \pm 1\%, \text{ unless otherwise noted. Typical values are at V_{CC} - GND = 2.5V, V_{IHD} = V_{CC} - 1.0V, V_{ILD} = V_{CC} - 1.5V, \text{ unless otherwise noted.})$ (Notes 1, 2, and 3)

| DADAMETER | | CONDITIONS | | -40°C | | | +25°C | | | +85°C | | | |
|------------------------------------|-----------------------|---|----------------------------|-------|----------------------------|----------------------------|-------|----------------------------|----------------------------|-------|----------------------------|-------|--|
| PARAMETER | SYMBOL | | MIN | ТҮР | MAX | MIN | ТҮР | MAX | MIN | ТҮР | MAX | UNITS | |
| SINGLE-ENDED | INPUTS (CI | LKSEL, EN) | | | | | | | | | | | |
| Input High Voltage | VIH | | V _{CC} - 1.165 | | V _{CC} - 0.88 | V _{CC} - 1.165 | | V _{CC} - 0.88 | V _{CC} - 1.165 | | V _{CC} - 0.88 | V | |
| Input Low Voltage | VIL | | V _{CC} - 1.81 | | V _{CC} - 1.475 | V _{CC} - 1.81 | | V _{CC} - 1.475 | V _{CC} - 1.81 | | V _{CC} - 1.475 | V | |
| Input Current | l _{IN} | Vih(max), Vil(max) | -150 | | +50 | -150 | | +50 | -150 | | +50 | μA | |
| DIFFERENTIAL I | NPUTS (CL | K_, <u>CLK_</u>) | | | | | | | | | | | |
| Differential Input High Voltage | Vihd | Figure 1 | 1.2 | | V _{CC} | 1.2 | | V _{CC} | 1.2 | | V _{CC} | V | |
| Differential Input Low Voltage | VILD | Figure 1 | GND | | V _{CC} - 0.095 | GND | | V _{CC} - 0.095 | GND | | V _{CC} - 0.095 | V | |
| Differential Input Voltage | VID | V _{IHD} - V _{ILD} | 0.095 | | Vcc | 0.095 | | V _{CC} | 0.095 | | Vcc | V | |
| Input Current | l _{IH} , liL | CLK_, or CLK_ = VIHD or VILD | -60 | | +50 | -60 | | +50 | -60 | | +60 | μA | |
| OUTPUTS (Q_, C | Ē) | | | | | | | | | | | | |
| Output High Voltage | V _{OH} | Figure 1 | | | 1.6 | | | 1.6 | | | 1.6 | V | |
| Output Low Voltage | V _{OL} | Figure 1 | 0.9 | | | 0.9 | | | 0.9 | | | V | |
| Differential Output Voltage | V _{OD} | V _{OH} - V _{OL} , Figure 1 | 250 | 350 | 450 | 250 | 350 | 450 | 250 | 350 | 450 | mV | |

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} - GND = 2.375V \text{ to } 2.625V, \text{ outputs terminated with } 100\Omega \pm 1\%, \text{ unless otherwise noted. Typical values are at V_{CC} - GND = 2.5V, V_{IHD} = V_{CC} - 1.0V, V_{ILD} = V_{CC} - 1.5V, \text{ unless otherwise noted.})$ (Notes 1, 2, and 3)

| PARAMETER | OVMDOL | CONDITIONS | -40°C | | | +25°C | | | +85°C | | | |
|--|-------------------|---|-------|------|-------|-------|------|-------|-------|------|-------|-------|
| PARAMETER | SYMBOL | | MIN | ТҮР | МАХ | MIN | ТҮР | MAX | MIN | ТҮР | MAX | UNITS |
| Change in V _{OD} Between Complementary Output States | ΔV _{OD} | | | | 40 | | | 40 | | | 40 | mV |
| Output Offset Voltage | V _{OS} | | 1.125 | 1.25 | 1.375 | 1.125 | 1.25 | 1.375 | 1.125 | 1.25 | 1.375 | mV |
| Change in V _{OS} Between Complementary Output States | ΔV _{OCM} | | | | 25 | | | 25 | | | 25 | mV |
| Output Short | losc | Q_{-} shorted to $\overline{Q_{-}}$ | | | 12 | | | 12 | | | 12 | mA |
| Output Short- Circuit Current | | $Q_{or} \overline{Q_{or}}$ shorted to GND | | | 28 | | | 28 | | | 28 | |
| POWER SUPPLY | , | | | | | | | | | | | |
| Power-Supply Current | ICC | (Note 4) | | 42 | 75 | | 45.5 | 75 | | 48.5 | 75 | mA |

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} - GND = 2.375V \text{ to } 2.625V, \text{ outputs terminated with } 100\Omega \pm 1\%, f_{IN} \le 1.0GHz, \text{ input transition time} = 125ps (20\% \text{ to } 80\%), V_{IHD} - V_{ILD} = 0.15V \text{ to } V_{CC}, \text{ unless otherwise noted}. Typical values are at V_{CC} - GND = 2.5V, V_{IHD} = V_{CC} - 1.0V, V_{ILD} = V_{CC} - 1.5V, unless otherwise noted.) (Notes 1 and 5)$

| PARAMETER | SYMBOL | CONDITIONS | | -40°C | | +25°C | | | +85°C | | | |
|--|-----------------|--|-----|-------|-----|-------|-----|-----|-------|-----|-----|-------------|
| PANAMETEN | STWBOL | CONDITIONS | MIN | ТҮР | MAX | MIN | ТҮР | МАХ | MIN | ТҮР | MAX | UNITS |
| Propagation Delay CLK_, CLK_ to Q_, Q_ | tphl, tplh | Figure 1 | 250 | 335 | 600 | 250 | 345 | 600 | 250 | 345 | 600 | ps |
| Output-to- Output Skew | tskoo | (Note 6) | | 10 | 25 | | 8 | 25 | | 5 | 25 | ps |
| Part-to-Part Skew | tskpp | (Note 7) | | | 145 | | | 145 | | | 145 | ps |
| Added Random Jitter | t _{RJ} | f _{IN} = 1.0GHz, clock pattern (Note 8) | | 0.4 | 1.0 | | 0.4 | 1.0 | | 0.4 | 1.0 | ps (RMS) |
| Added Deterministic Jitter | tDJ | f _{IN} = 1.0Gsps, 2 ²³ - 1 PRBS pattern (Note 8) | | 41 | 52 | | 41 | 52 | | 41 | 52 | ps (P-P) |



MAX9310

AC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} - GND = 2.375V \text{ to } 2.625V, \text{ outputs terminated with } 100\Omega \pm 1\%, f_{IN} \le 1.0GHz, \text{ input transition time} = 125ps (20\% \text{ to } 80\%), V_{IHD} - V_{ILD} = 0.15V \text{ to } V_{CC}, \text{ unless otherwise noted}. Typical values are at V_{CC} - GND = 2.5V, V_{IHD} = V_{CC} - 1.0V, V_{ILD} = V_{CC} - 1.5V, unless otherwise noted.) (Notes 1 and 5)$

| PARAMETER SYMBOL | SAMBOI | CONDITIONS | -40°C | | | +25°C | | | +85°C | | | |
|--|-------------------|-------------------------|-------|-----|-----|-------|-----|-----|-------|-----|-----|-----|
| | CONDITIONS | MIN | TYP | MAX | MIN | ТҮР | MAX | MIN | ΤΥΡ | MAX | | |
| Operating Frequency | fmax | $V_{OD} \ge 250 mV$ | 1.0 | | | 1.0 | | | 1.0 | | | GHz |
| Differential Output Rise/Fall Time | t _{R/tF} | 20% to 80%, Figure 1 | 140 | 205 | 300 | 140 | 205 | 300 | 140 | 205 | 300 | ps |

Note 1: Measurements are made with the device in thermal equilibrium.

Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative.

Note 3: DC parameters are production tested at +25°C. DC limits are guaranteed by design and characterized over the full operating temperature range.

Note 4: All pins are open except V_{CC} and GND, all outputs are loaded with 100 Ω differentially.

Note 5: Guaranteed by design and characterization. Limits are set to ± 6 sigma.

Note 6: Measured between outputs of the same part at the signal crossing points for a same-edge transition.

Note 7: Measured between outputs of different parts at the signal crossing points under identical conditions for a same-edge transition.

Note 8: Device jitter added to the input signal.

Typical Operating Characteristics

 $(V_{CC} - GND = 2.5V)$, outputs terminated with $100\Omega \pm 1\%$, $f_{IN} = 1.0GHz$, input transition time = 125ps (20% to 80%), $V_{IHD} = V_{CC} - 1.0V$, $V_{ILD} = V_{CC} - 1.5V$, unless otherwise noted.)





MAX9310

4

Typical Operating Characteristics (continued)

 $(V_{CC} - GND = 2.5V)$, outputs terminated with $100\Omega \pm 1\%$, $f_{IN} = 1.0GHz$, input transition time = 125ps (20% to 80%), $V_{IHD} = V_{CC} - 1.0V$, $V_{ILD} = V_{CC} - 1.5V$, unless otherwise noted.)





Pin Description

| PIN | NAME | FUNCTION |
|-----|--------|---|
| 1 | Q0 | Noninverting Differential Output 0. Typically terminated with 100 Ω to $\overline{Q0}$. |
| 2 | QO | Inverting Differential Output 0. Typically terminated with 100Ω to Q0. |
| 3 | Q1 | Noninverting Differential Output 1. Typically terminated with 100 Ω to $\overline{Q1}$. |
| 4 | Q1 | Inverting Differential Output 1. Typically terminated with 100Ω to Q1. |
| 5 | Q2 | Noninverting Differential Output 2. Typically terminated with 100 Ω to $\overline{\text{Q2}}$. |
| 6 | Q2 | Inverting Differential Output 2. Typically terminated with 100Ω to Q2. |
| 7 | Q3 | Noninverting Differential Output 3. Typically terminated with 100 Ω to $\overline{Q3}$. |
| 8 | Q3 | Inverting Differential Output 3. Typically terminated with 100Ω to Q3. |
| 9 | Q4 | Noninverting Differential Output 4. Typically terminated with 100 Ω to $\overline{Q4}$. |
| 10 | Q4 | Inverting Differential Output 4. Typically terminated with 100 Ω to Q4. |
| 11 | GND | Ground |
| 12 | CLKSEL | Clock Select Input. Drive low to select the CLK0, $\overline{CLK0}$ input. Drive high to select the CLK1, $\overline{CLK1}$ input. Internal 60k Ω pulldown to GND. |
| 13 | CLK0 | Noninverting Differential Clock Input 0. Internal 75k Ω pulldown to GND. |
| 14 | CLKO | Inverting Differential Clock Input 0. Internal 75k Ω pullup to V _{CC} and 75k Ω pulldown to GND. |
| 15 | I.C. | Internally Connect. Do not connect externally. |
| 16 | CLK1 | Noninverting Differential Input 1. Internal 75k Ω pulldown to GND. |
| 17 | CLK1 | Inverting Differential Input 1. Internal 75k Ω pullup to V _{CC} and 75k Ω pulldown to GND. |

5

Pin Description (continued)

| PIN | NAME | FUNCTION |
|--------|------|--|
| 18, 20 | Vcc | Positive Supply Voltage. Bypass each V _{CC} to GND with 0.1μ F and 0.01μ F ceramic capacitors. Place the capacitors as close to the device as possible with the smaller value capacitor closest to the device. |
| 19 | ĒN | Output Enable Input. Outputs are synchronously enabled on the falling edge of the selected clock input when $\overline{\text{EN}}$ is low. Outputs are synchronously driven to a differential low state on the falling edge of the selected clock input when $\overline{\text{EN}}$ is high. Internal 60k Ω pulldown to GND (Figure 2). |



Figure 1. MAX9310 Timing Diagram



Figure 2. MAX9310 EN Timing Diagram



MAX9310

Detailed Description

The MAX9310 is a low-skew 1:5 differential driver with two selectable LVPECL inputs and LVDS outputs, designed for clock distribution applications. The selected clock accepts a differential input signal and reproduces it on five separate differential LVDS outputs. The inputs are biased with internal resistors such that the output is differential low when inputs are open. The output drivers are guaranteed to operate at frequencies up to 1.0GHz with LVDS output levels conforming to the EIA/TIA-644 standard.

The MAX9310 is designed for 2.375V to 2.625V operation in systems with a nominal 2.5V supply.

Differential LVPECL Input

The MAX9310 has two input differential pairs that accept differential LVPECL/HSTL inputs. Each differential input pair has to be independently terminated. A select pin (CLKSEL) is used to activate the desired input. The maximum magnitude of the differential signal applied to the input is V_{CC}. Specifications for the high and low voltages of a differential input (V_{IHD} and V_{ILD}) and the differential input voltage (V_{IHD} - V_{ILD}) apply simultaneously.

Synchronous Enable

The MAX9310 is synchronously enabled and disabled with outputs in a differential low state to eliminate shortened clock pulses. \overline{EN} is connected to the input of an edge-triggered D flip-flop. After power-up, drive \overline{EN} low and toggle the selected clock input to enable the outputs. The outputs are enabled on the falling edge of the selected clock input after \overline{EN} goes low. The outputs are set to a differential low state on the falling edge of the selected clock input after \overline{EN} goes high (Figure 2).

Input Bias Resistors

Internal biasing resistors ensure a (differential) output low condition in the event that the inputs are not connected. The inverting input (\overline{CLK}_{-}) is biased with a 75k Ω pulldown to GND and a 75k Ω pullup to V_{CC}. The noninverting input (CLK_) is biased with a 75k Ω pulldown to GND.

Differential LVDS Output

The LVDS outputs must be terminated with 100Ω across Q_ and Q_, as shown in the *Typical Application Circuit*. The outputs are short-circuit protected.

_Applications Information

Supply Bypassing

Bypass each V_{CC} to GND with high-frequency surfacemount ceramic 0.1μ F and 0.01μ F capacitors in parallel as close to the device as possible, with the 0.01μ F capacitor closest to the device. Use multiple parallel vias to minimize parasitic inductance and reduce power-supply bounce with high-current transients.

Controlled-Impedance Traces

Input and output trace characteristics affect the performance of the MAX9310. Connect high-frequency input and output signals to 50 Ω characteristic impedance traces. Minimize the number of vias to prevent impedance discontinuities. Reduce reflections by maintaining the 50 Ω characteristic impedance through cables and connectors. Reduce skew within a differential pair by matching the electrical length of the traces.

Output Termination

Terminate the outputs with 100Ω across Q_ and $\overline{Q}_{}$, as shown in the *Typical Application Circuit*.

Chip Information

TRANSISTOR COUNT: 716 PROCESS: Bipolar

Functional Diagram



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2002 Maxim Integrated Products

Printed USA

MAXIM is a registered trademark of Maxim Integrated Products.

9

MAX931