



## **General Description**

The MAX2038 8-channel variable-gain amplifier (VGA) and programmable octal mixer array is designed for high linearity, high dynamic range, and low noise performance targeting ultrasound imaging and Doppler applications. Each amplifier features differential inputs and outputs and a total gain range of 42dB (typ). In addition, the VGAs offer very low output-referred noise performance suitable for interfacing with 12-bit ADCs.

The MAX2038 VGA is optimized for less than ±0.25dB absolute gain error to ensure minimal channel-to-channel ultrasound beamforming focus error. The device's differential outputs are designed to directly drive ultrasound ADCs through an external passive anti-aliasing filter. A switchable clamp is also provided at each amplifier's output to limit the output signals, thereby preventing ADC overdrive or saturation.

Dynamic performance of the device is optimized to reduce distortion to support second-harmonic imaging. The device achieves a second-harmonic distortion specification of -70dBc at VOUT = 1.5VP-P and fIN = 5MHz and an ultrasound-specific\*, two-tone, third-order intermodulation distortion specification of -52dBc at  $V_{OUT} = 1.5V_{P-P}$  and  $f_{IN} = 5MHz$ .

The MAX2038 also integrates an octal quadrature mixer array and programmable LO phase generators for a complete CW beamforming solution. The LO phase selection for each channel can be programmed using a digital serial interface and a single high-frequency clock or the LOs for each complex mixer pair can be directly driven using separate 4 x LO clocks. The serial interface is designed to allow multiple devices to be easily daisy chained to minimize program interface wiring. The LO phase dividers can be programmed to allow 4, 8, or 16 quadrature phases. The input path of each CW mixer consists of a selectable lowpass filter for optimal CWD noise performance. The outputs of the mixers are summed into I and Q differential current outputs. The mixers and LO generators are designed to have exceptionally low noise performance of -155dBc/Hz at 1kHz offset from a 1.25MHz carrier.

The MAX2038 operates from a +5.0V power supply, consuming only 120mW/channel in VGA mode and 269mW/channel in normal power CW mode. A lowpower CW mode is also available and consumes only 226mW/channel. The device is available in a lead-free 100-pin TQFP package (14mm x 14mm x 1mm) with an exposed pad. Electrical performance is guaranteed over a 0°C to +70°C temperature range.

### **Applications**

Ultrasound Imaging

Sonar

## **Features**

- **♦ 8-Channel Configuration**
- **High Integration for Ultrasound Imaging Applications**
- ♦ Pin Compatible with the MAX2037 Ultrasound VGA

#### **VGA Features**

- ♦ Maximum Gain, Gain Range, and Output-Referred Noise Optimized for Interfacing with 12-Bit ADCs Maximum Gain of 29.5dB **Total Gain Range of 42dB** 22nV/√Hz Ultra-Low Output-Referred Noise at 5MHz
- ♦ ±0.25dB Absolute Gain Error
- 120mW Consumption per Channel
- Switchable Output VGA Clamp Eliminating ADC Overdrive
- **Fully Differential VGA Outputs for Direct ADC** Drive
- ♦ Variable Gain Range Achieves 42dB Dynamic
- -70dBc HD2 at Vout = 1.5Vp-p and fin = 5MHz
- **♦** Two-Tone Ultrasound-Specific\* IMD3 of -52dBc at  $V_{OUT} = 1.5V_{P-P}$  and  $f_{IN} = 5MHz$

#### **CW Doppler Mixer Features**

- ♦ Low Mixer Noise of -155dBc/Hz at 1kHz Offset from 1.25MHz Carrier
- Serial-Programmable LO Phase Generator for 4, 8, 16 LO Quadrature Phase Resolution
- Optional Individual Channel 4 x fLO LO Input **Drive Capability**
- 269mW Power Consumption per Channel (Normal Power Mode) and 226mW Power Consumption per Channel (Low-Power Mode)

## **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX2038CCQ+D	0°C to +70°C	100 TQFP-EP*
MAX2038CCQ+TD	0°C to +70°C	100 TQFP-EP*

+Denotes a lead(Pb)-free/RoHS-compliant package.

D = Dry packing.

T = Tape and reel.

\*EP = Exposed pad.

\*See the Ultrasound-Specific IMD3 Specification in the Applications Information section.

Pin Configuration appears at end of data sheet.

### **ABSOLUTE MAXIMUM RATINGS**

VCC, VREF to GND Any Other Pins to GND CW Mixer Output Voltage to GND (CW	0.3V to (V <sub>CC</sub> + 0.3V)
CW_QOUT+, CW_QOUT-)	
VGA Differential Input Voltage (VGIN_	
Analog Gain Control Differential Input	<u>o</u>
(VG_CTL+, VG_CTL-)	8.0V <sub>P-P</sub>
CW Mixer Differential Input Voltage	
(CWIN_+, CWIN)	8.0V <sub>P-P</sub>

CW Mixer LVDS LO Differential Input Voltage	8.0V <sub>P-P</sub>
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
100-Pin TQFP (derated 45.5mW/°C above +7	0°C)3636.4mW
Operating Temperature Range	0°C to +70°C
Junction Temperature	+150°C
θ <sub>JC</sub> (Note 1)	+2°C/W
θ <sub>JA</sub> (Note 1)	+22°C/W
Storage Temperature Range	40°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maxim-ic.com/thermal-tutorial">www.maxim-ic.com/thermal-tutorial</a>.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### DC ELECTRICAL CHARACTERISTICS-VGA MODE

(Typical Application Circuit, Figure 7.  $V_{CC} = V_{REF} = 4.75V$  to 5.25V,  $V_{CM} = (3/5)V_{REF}$ ,  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{GND} = 0V$ , LOW\_PWR = 0, M4\_EN = 0, CW\_FILTER = 0 or 1, TEST\_MODE = 0, PD = 0, CW\_VG = 1, CW\_M1 = 0, CW\_M2 = 0, no RF signals applied, capacitance to GND at each of the VGA differential outputs is 60pF, differential capacitance across the VGA outputs is 10pF,  $R_L = 1k\Omega$ , CW mixer outputs pulled up to +11V through four separate ±0.1% 115 $\Omega$  resistors, all CW channels programmed off. Typical values are at  $V_{CC} = V_{REF} = 5V$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDTIONS		MIN	TYP	MAX	UNITS
VGA MODE							
Supply Voltage Range	Vcc			4.75	5	5.25	V
V <sub>CC</sub> External Reference	V <sub>REF</sub>	(Note 3)		4.75	5	5.25	V
Total Power-Supply Current		Refers to VCC supply	PD = 0		204	231	mA
Total Fower-Supply Current		current plus VREF current	PD = 1		27	33	IIIA
V <sub>CC</sub> Supply Current	Ivcc				192	216	mA
V <sub>REF</sub> Current	IREF				12	15	mA
Current Consumption per Amplifier Channel		Refers to VCC supply current			24	27	mA
Differential Analog Control		Minimum gain			+2		\/
Voltage Range		Maximum gain			-2		V <sub>P-P</sub>
Differential Analog Control Common-Mode Voltage	V <sub>CM</sub>			2.85	3	3.15	V
Analog Control Input Source/Sink Current					4.5	5	mA
LOGIC INPUTS							
CMOS Input High Voltage	VIH			2.3			V
CMOS Input Low Voltage	VIL					0.8	V

### DC ELECTRICAL CHARACTERISTICS—CW MIXER MODE

(*Typical Application Circuit*, Figure 7.  $V_{CC} = V_{REF} = 4.75V$  to 5.25V,  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{GND} = 0V$ ,  $LOW_{PWR} = 0$ ,  $M4_{EN} = 0$ ,  $CW_{FILTER} = 0$  or 1,  $T_{EST_{MODE}} = 0$ ,  $P_{D} = 0$ ,  $P_{CW_{NOE}} = 0$ ,  $P_{CW_{N$ 

PARAMETER SYMBOL CONDTIONS		MIN	TYP	MAX	UNITS	
CW MIXER MODE	•					
Current in Full-Power Mode 5V VCC Supply	ICC_FP	Refers to V <sub>CC</sub> supply current (all 8 channels)		245	265	mA
Current in Full-Power Mode 11V V <sub>MIX</sub> Supply	I <sub>MIX</sub> FP	Refers to V <sub>MIX</sub> supply current (all 8 channels)		106	120	mA
Current in Full-Power Mode 5V V <sub>REF</sub> Supply	IREF_FP	Refers to V <sub>REF</sub> supply current (all 8 channels)		17	21	mA
Power Dissipation in Full-Power Mode	PDISS_FP	Total power dissipation (all 8 channels including both 5V (V <sub>CC</sub> and V <sub>REF</sub> ) and 11V mixer pullup supply power dissipation in the device) (Note 4)		2.15	2.41	W
Current in Low-Power Mode 5V V <sub>CC</sub> Supply	I <sub>CC_LP</sub>	LOW_PWR = 1; refers to V <sub>CC</sub> supply current (all 8 channels)		245	265	mA
Current in Low-Power Mode 11V V <sub>MIX</sub> Supply	I <sub>MIX_LP</sub>	LOW_PWR = 1; refers to V <sub>MIX</sub> supply current (all 8 channels)		53	60	mA
Current in Low-Power Mode 5V V <sub>REF</sub> Supply	I <sub>REF_LP</sub>	LOW_PWR = 1; refers to V <sub>REF</sub> supply current (all 8 channels)		17	21	mA
Power Dissipation in Low-Power Mode	P <sub>DISS_LP</sub>	LOW_PWR = 1; total power dissipation (all 8 channels including both 5V (V <sub>CC</sub> and V <sub>REF</sub> ) and 11V mixer pullup supply power dissipation in the device) (Note 4)		1.81	2.06	W
Mixer LVDS LO Input Common- Mode Voltage		Modes 1 and 2 (Note 5)		1.25 ±0.2		V
LVDS LO Differential Input Voltage		Modes 1 and 2	200	700		mV <sub>P-P</sub>
LVDS LO Input Common-Mode Current		Per pin		150	200	μA
LVDS LO Differential Input Resistance		Modes 1 and 2 (Note 6)		30		kΩ
Mixer IF Common-Mode Output Current		Common-mode current in each of the differential mixer outputs (Note 7)		3.25	3.75	mA
DATA Output High Voltage		DOUT voltage when terminated in DIN (daisy chain) (Note 8)	4.5			V
DATA Output Low Voltage		DOUT voltage when terminated in DIN (daisy chain) (Note 8)			0.5	V

### AC ELECTRICAL CHARACTERISTICS—VGA MODE

(Typical Application Circuit, Figure 7.  $V_{CC} = V_{REF} = 4.75V$  to 5.25V,  $V_{CM} = (3/5)V_{REF}$ ,  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{GND} = 0V$ , LOW\_PWR = 0, M4\_EN = 0, CW\_FILTER = 1, TEST\_MODE = 0, PD = 0, CW\_VG = 1, CW\_M1 = 0, CW\_M2 = 0, VG\_CLAMP\_MODE = 1, f\_{RF} = f\_{LO}/16 = 5MHz, capacitance to GND at each of the VGA differential outputs is 60pF, differential capacitance across the VGA outputs is 10pF,  $R_L = 1k\Omega$ , CW mixer outputs pulled up to +11V through four separate ±0.1% 115 $\Omega$  resistors, differential mixer inputs are driven from a low impedance source. Typical values are at  $V_{CC} = V_{REF} = 5V$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Mode Select Response Time		CW_VG set from log (Note 9)	ic 1 to 0 or from 0 to 1		2		μs
VGA MODE							
Full-Scale Bandwidth	f-1.3dB	V <sub>OUT</sub> = 1.5V <sub>P-P</sub> , 1.3dB bandwidth, gain = 10dB	Differential output capacitance is 10pF, capacitance to GND at each single-ended output is 60pF, $R_L = 1k\Omega$		18		MHz
			No capacitive load $R_L = 1k\Omega$		29		
Small-Signal Bandwidth	f-1.3dB	$V_{OUT} = 1.5 \text{mV}_{P-P}, 300$ gain = 10dB	dB bandwidth,		30		MHz
Differential Input Resistance	RIN			170	200	230	Ω
Input Effective Capacitance	C <sub>IN</sub>	f <sub>RF</sub> = 10MHz, each i	nput to ground		15		рF
Differential Output Resistance	Rout				100		Ω
Maximum Gain					+29.5		dB
Minimum Gain					-12.5		dB
Gain Range					42		dB
Absolute Gain Error		$T_A = +25$ °C, full gair $V_{REF} = 5V$	n range 0% to 100%,		±0.25	±1.5	dB
VGA Gain Response Time		40dB gain change to	o within 1dB final value		1		μs
Input-Referred Noise		VG_CTL set for max no input signal	imum gain,		2		nV/√Hz
			No input signal		22		
Output-Referred Noise		VG_CTL set for +10dB of gain	V <sub>OUT</sub> = 1.5V <sub>P-P</sub> , 1kHz offset		55		nV/√Hz
0 111	LIDO	VG_CLAMP_MODE : +10dB of gain, f <sub>RF</sub> =	= 1, VG_CTL set for 5MHz, V <sub>OUT</sub> = 1.5V <sub>P-P</sub>		-70		
Second Harmonic	HD2	VG_CLAMP_MODE = 1, VG_CTL set for +10dB of gain, f <sub>RF</sub> = 10MHz, V <sub>OUT</sub> = 1.5V <sub>P-P</sub>		-55	-65		dBc
Third-Order Intermodulation Distortion	IMD3	VG_CLT set for +10dB of gain, $f_{RF1}$ = 5MHz, $f_{RF2}$ = 5.01MHz, $V_{OUT}$ = 1.5V <sub>P-P</sub> , $V_{REF}$ = 5V (Note 3)		-40	-52		dBc
Channel-to-Channel Crosstalk		V <sub>OUT</sub> = 1V <sub>P-P</sub> differential, f <sub>RF</sub> = 10MHz, VG_CTL set for +10dB of gain			-80		dB
Maximum Output Voltage at Clamp ON		VG_CLAMP_MODE +20dB of gain, 350n	= 0, VG_CTL set for nV <sub>P-P</sub> differential input		2.4		V <sub>P-P</sub> differential

### AC ELECTRICAL CHARACTERISTICS—CW MIXER MODE

(*Typical Application Circuit*, Figure 7.  $V_{CC} = V_{REF} = 4.75V$  to 5.25V,  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{GND} = 0V$ ,  $LOW_{PWR} = 0$ ,  $M4_{EN} = 0$ ,  $CW_{FILTER} = 1$ ,  $TEST_{MODE} = 0$ , PD = 0,  $CW_{VG} = 0$ ,  $CW_{M1} = 0$ ,  $CW_{M2} = 0$ ,  $VG_{CLAMP} =$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Maximum Output Voltage at ClampOFF		VG_CLAMP_MODE = 1, VG_CTL set for +20dB of gain, 350mV <sub>P-P</sub> differential input		2.8		V <sub>P-P</sub> differential
CW MIXER MODE	•					1
Mixer RF Frequency Range			0.9		7.6	MHz
Mixer LO Frequency Range			1		7.5	MHz
Mixer IF Frequency Range					100	kHz
Maximum Input Voltage Range					1.8	V <sub>P-P</sub> differential
Differential Input Desistance		CW_FILTER = 0		633		Ω
Differential Input Resistance		CW_FILTER = 1		1440		
Input-Referred Noise Voltage		Mode 3, f <sub>RF</sub> = f <sub>LO</sub> /4 = 1.25MHz, measured at a 1kHz offset frequency; clutter tone at 0.9V <sub>P-P</sub> differential measured at the mixer input		6		nV/√ <del>Hz</del>
		Mode 3, RF terminated into $50\Omega$ ; $f_{LO}/4 = 1.25MHz$ , measured at 1kHz offset		4.6		
Third-Order Intermodulation Distortion	IMD3	Mode 1, $f_{RF1}$ = 5MHz at 0.9V <sub>P-P</sub> differential input, Doppler tone $f_{RF2}$ = 5.01MHz at 25dBc from clutter tone, $f_{LO}/16$ = 5MHz (Note 10)		-50		dBc
Mixer Output Voltage Compliance		(Note 11)	4.75		12	V
Channel-to-Channel Phase Matching		Measured under zero beat conditions, f <sub>RF</sub> = 5MHz, f <sub>LO</sub> /16 = 5MHz (Note 12)		±3.0		Degrees
Channel-to-Channel Gain Matching		Measured under zero beat conditions, f <sub>RF</sub> = 5MHz, f <sub>LO</sub> /16 = 5MHz (Note 12)		±2		dB
Transconductance (Note 13)		CW_FILTER = 1 f <sub>RF</sub> = 1.1MHz, 1V <sub>P-P</sub>		2.8		m <sup>Q</sup>
Transcolluctance (Note 13)		CW_FILTER = 0 differential, fLO/16 = 1MHz		2.8		mS

## AC ELECTRICAL CHARACTERISTICS—CW MIXER MODE (continued)


(Typical Application Circuit, Figure 7.  $V_{CC} = V_{REF} = 4.75V$  to 5.25V,  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{GND} = 0V$ , LOW\_PWR = 0, M4\_EN = 0, CW\_FILTER = 1, TEST\_MODE = 0, PD = 0, CW\_VG = 0, CW\_M1 = 0, CW\_M2 = 0, VG\_CLAMP\_MODE = 1,  $f_{RF} = f_{LO}/16 = 5MHz$ , capacitance to GND at each of the VGA differential outputs is 60pF, differential capacitance across the VGA outputs is 10pF,  $R_L = 1k\Omega$ , CW mixer outputs pulled up to +11V through four separate  $\pm 0.1\%$  115 $\Omega$  resistors, differential mixer inputs are driven from a low impedance source. Typical values are at  $V_{CC} = V_{REF} = 5V$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.) (Note 2)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS			
SERIAL SHIFT REGISTER									
Serial Shift Register Programming Rate					10	MHz			
Minimum Data Set-Up Time	tDSU			30		ns			
Minimum Data Hold Time	tHLD			2		ns			
Minimum Data Clock Time	tDCLK			100		ns			
Minimum Data Clock Pulse Width High	tDCLKPWH			30		ns			
Minimum Data Clock Pulse Width Low	tDCLKPWL			30		ns			
Minimum Load Line	t <sub>LD</sub>			30		ns			
Minimum Load Line High to Mixer Clock On	tMIXCLK			30		ns			
Minimum Data Clock to Load Line High	tCLH			30		ns			


- **Note 2:** Specifications at  $T_A = +25^{\circ}C$  and  $T_A = +70^{\circ}C$  are guaranteed by production test. Specifications at  $T_A = 0^{\circ}C$  are guaranteed by design and characterization.
- **Note 3:** Noise performance of the device is dependent on the noise contribution from the supply to V<sub>REF</sub>. Use a low-noise supply for V<sub>REF</sub>. V<sub>CC</sub> and V<sub>REF</sub> can be connected together to share the same supply voltage if the supply for V<sub>CC</sub> exhibits low noise.
- Note 4: Total on-chip power dissipation is calculated as PDISS = VCC x ICC + VREF x IREF + [11V (IMIX/4) x 115] x IMIX.
- Note 5: Note that the LVDS CWD LO clocks are DC-coupled. This is to ensure immediate synchronization when the clock is first turned on. An AC-coupled LO is problematic in that the RC time constant associated with the coupling capacitors and the input impedance of the pin causes there to be a period of time (related to the RC time constant) when the DC level on the chip side of the capacitor is outside the acceptable common-mode range and the LO swing does not exceed both the logic thresholds required for proper operation. This problem associated with AC-coupling would cause an inability to ensure synchronization among beam-forming channels. The LVDS signal is terminated differentially with an external 100Ω resistor on the board.
- **Note 6:** External  $100\Omega$  resistor terminates the LVDS differential signal path.
- Note 7: The mixer common-mode current (3.25mA/channel) is specified as the common-mode current in each of the differential mixer outputs (CW\_QOUT+, CW\_QOUT-, CW\_IOUT+, CW\_IOUT-).
- Note 8: Specification guaranteed only for DOUT driving DIN of the next device in a daisy-chain fashion.
- **Note 9:** This response time does not include the CW output highpass filter. When switching to VGA mode, the CW outputs stop drawing current and the output voltage goes to the rail. If a highpass filter is used, the recovery time can be excessive and a switching network is recommended as shown in the *Applications Information* section.
- Note 10: See the Ultrasound-Specific IMD3 Specification in the Applications Information section.
- Note 11: Mixer output-voltage compliance is the range of acceptable voltages allowed on the CW mixer outputs.
- **Note 12:** Channel-to-channel gain-and-phase matching measured on 30 pieces during engineering characterization at room temperature. Each mixer is used as a phase detector and produces a DC voltage in the IQ plane. The phase is given by the angle of the vector drawn on that plane. Multiple channels from multiple parts are compared to each other to produce the phase variation.
- **Note 13:** Transconductance is defined as the quadrature summing of the CW differential output current at baseband divided by the mixer's input voltage.


## **Typical Operating Characteristics**


(Figure 7,  $V_{CC} = V_{REF} = 4.75V$  to 5.25V,  $V_{GND} = 0V$ ,  $V_{CC} = 0V$ ,













## Typical Operating Characteristics (continued)

(Figure 7,  $V_{CC} = V_{REF} = 4.75V$  to 5.25V,  $V_{GND} = 0$ V, PD = 0,  $VG\_CLAMP\_MODE = 1$ ,  $f_{RF} = 5MHz$ , capacitance to GND at each of the VGA differential outputs is 60pF, differential capacitance across the VGA outputs is 10pF,  $R_L = 1k\Omega$ ,  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ . Typical values are at  $V_{CC} = V_{REF} = 5V$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.)




## Typical Operating Characteristics (continued)

(Figure 7,  $V_{CC} = V_{REF} = 4.75V$  to 5.25V,  $V_{GND} = 0V$ , PD = 0,  $VG\_CLAMP\_MODE = 1$ ,  $f_{RF} = 5MHz$ , capacitance to GND at each of the VGA differential outputs is 60pF, differential capacitance across the VGA outputs is 10pF,  $R_L = 1k\Omega$ ,  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ . Typical values are at  $V_{CC} = V_{REF} = 5V$ ,  $T_{A} = +25^{\circ}C$ , unless otherwise noted.)




## Typical Operating Characteristics (continued)


(Figure 7,  $V_{CC} = V_{REF} = 4.75V$  to 5.25V,  $V_{GND} = 0V$ ,  $LOW_PWR = 0$ ,  $M4_EN = 0$ ,  $CW_FILTER = 1$ ,  $TEST_MODE = 0$ , PD = 0, PD = 0,



CW FILTER RESPONSE (CW\_FILTER = 0)

5
0
-5
(B9) SSO1
-15
-20
-25
-30
0 2 4 6 8 10 12 14 16
FREQUENCY (MHz)





10 \_\_\_\_\_\_ /VIXI/VI

## \_Pin Description

PIN	NAME	FUNCTION
1	CWIN2-	CW Mixer Channel 2 Inverting Differential Input
2	CWIN2+	CW Mixer Channel 2 Noninverting Differential Input
3	VGIN3-	VGA Channel 3 Inverting Differential Input
4	VGIN3+	VGA Channel 3 Noninverting Differential Input
5, 10, 19, 24, 29, 34, 58, 79, 81, 96	GND	Ground
6	CWIN3-	CW Mixer Channel 3 Inverting Differential Input
7	CWIN3+	CW Mixer Channel 3 Noninverting Differential Input
8	VGIN4-	VGA Channel 4 Inverting Differential Input
9	VGIN4+	VGA Channel 4 Noninverting Differential Input
11	CWIN4-	CW Mixer Channel 4 Inverting Differential Input
12	CWIN4+	CW Mixer Channel 4 Noninverting Differential Input
13	EXT_C1	External Compensation. Connect a 4.7µF capacitor to ground as close as possible to the pin to bypass the internal biasing circuitry.
14	EXT_C2	External Compensation. Connect a 4.7µF capacitor to ground as close as possible to the pin to bypass the internal biasing circuitry.
15	EXT_C3	External Compensation. Connect a 4.7µF capacitor to ground as close as possible to the pin to bypass the internal biasing circuitry.
16, 42, 46, 54, 72, 82, 87	Vcc	5V Power Supply. Connect to an external +5V power supply. Bypass each V <sub>CC</sub> supply to ground with 0.1µF capacitors as close as possible to the pins.
17	VGIN5-	VGA Channel 5 Inverting Differential Input
18	VGIN5+	VGA Channel 5 Noninverting Differential Input
20	CWIN5-	CW Mixer Channel 5 Inverting Differential Input
21	CWIN5+	CW Mixer Channel 5 Noninverting Differential Input
22	VGIN6-	VGA Channel 6 Inverting Differential Input
23	VGIN6+	VGA Channel 6 Noninverting Differential Input
25	CWIN6-	CW Mixer Channel 6 Inverting Differential Input
26	CWIN6+	CW Mixer Channel 6 Noninverting Differential Input
27	VGIN7-	VGA Channel 7 Inverting Differential Input
28	VGIN7+	VGA Channel 7 Noninverting Differential Input
30	CWIN7-	CW Mixer Channel 7 Inverting Differential Input
31	CWIN7+	CW Mixer Channel 7 Noninverting Differential Input
32	VGIN8-	VGA Channel 8 Inverting Differential Input
33	VGIN8+	VGA Channel 8 Noninverting Differential Input
35	CWIN8-	CW Mixer Channel 8 Inverting Differential Input
36	CWIN8+	CW Mixer Channel 8 Noninverting Differential Input
	- CAMILLO+	Townwiner chainer on online entire binerential input

## Pin Description (continued)

	T	
PIN	NAME	FUNCTION
37, 93	VREF	+5V Reference Supply. Connect to a low-noise power supply. Bypass to GND with a 0.1µF capacitor as close as possible to the pins. Note that noise performance of the device is dependent on the noise contribution from the supply to V <sub>REF</sub> . Use a low-noise supply for V <sub>REF</sub> . V <sub>CC</sub> and V <sub>REF</sub> can be connected together to share the same supply voltage if the supply for V <sub>CC</sub> exhibits low noise.
38	EXT_RES	External Resistor. Connect a $0.1\%~7.5$ k $\Omega$ resistor to ground as close as possible to the pin to set the bias for the internal biasing circuitry.
39	CW_VG	CW Mixer VGA Enable. Selects for VGA or CW mixer operation. Set CW_VG to a logic-high to enable the VGAs while the CW mixers are powered down. Set CW_VG to a logic-low to enable the CW mixers while the VGAs are powered down.
40	PD	Power-Down Switch. Drive PD high to set the device in power-down mode. Drive PD low for normal operation.
41	CW_FILTER	CW Filter Mode Corner Frequency Select. Selects in corner frequency of the internal lowpass filter for the CW path. Set CW_FILTER to a logic-high for a corner frequency of 9.5MHz. Set CW_FILTER to a logic-low for a corner frequency of 4.5MHz.
43	M4_EN	Mode 4 Enable. Set M4_EN to a logic-high to override the serial port and activate all 8 channels of the CW path.
44	LOW_PWR	Low-Power Enable. Set high to enable low-power CW mixer mode for the device.
45	DOUT	Serial Port Data Output. Data output for ease of daisy-chaining CW channels for analog beamforming programming.
47	N.C.	No Connect. Leave this pin unconnected (this pin is the TEST_MODE pin called out in the MAX2038 EV kit data sheet).
48	LO8	CW LO Input for Channel 8. LO clock input for modes 3 and 4.
49	VGOUT8+	VGA Channel 8 Noninverting Differential Output
50	VGOUT8-	VGA Channel 8 Inverting Differential Output
51	LO7	CW LO Input for Channel 7. LO clock input for modes 3 and 4.
52	VGOUT7+	VGA Channel 7 Noninverting Differential Output
53	VGOUT7-	VGA Channel 7 Inverting Differential Output
55	LO6	CW LO Input for Channel 6. LO clock input for modes 3 and 4.
56	VGOUT6+	VGA Channel 6 Noninverting Differential Output
57	VGOUT6-	VGA Channel 6 Inverting Differential Output
59	LO5	CW LO Input for Channel 5. LO clock input for modes 3 and 4.
60	VGOUT5+	VGA Channel 5 Noninverting Differential Output
61	VGOUT5-	VGA Channel 5 Inverting Differential Output
62	VG_CTL-	VGA Analog Gain Control Differential Input. Set the differential voltage to -2V for maximum gain
63	VG_CTL+	(+29.5dB), and to +2V for minimum gain (-12.5dB).
64	LO_LVDS-	CW LVDS LO Inverting Differential Input. LO clock inverting input for modes 1 and 2.
65	LO_LVDS+	CW LVDS LO Noninverting Differential Input. LO clock noninverting input for modes 1 and 2.
66	LO4	CW LO Input for Channel 4. LO clock input for modes 3 and 4.
67	VGOUT4+	VGA Channel 4 Noninverting Differential Output
68	VGOUT4-	VGA Channel 4 Inverting Differential Output
69	LO3	CW LO Input for Channel 3. LO clock input for modes 3 and 4.

## Pin Description (continued)

PIN	NAME	FUNCTION
70	VGOUT3+	VGA Channel 3 Noninverting Differential Output
71	VGOUT3-	VGA Channel 3 Inverting Differential Output
73	LO2	CW LO Input for Channel 2. LO clock input for modes 3 and 4.
74	VGOUT2+	VGA Channel 2 Noninverting Differential Output
75	VGOUT2-	VGA Channel 2 Inverting Differential Output
76	LO1	CW LO Input for Channel 1. LO clock input for modes 3 and 4.
77	VGOUT1+	VGA Channel 1 Noninverting Differential Output
78	VGOUT1-	VGA Channel 1 Inverting Differential Output
80	DIN	Serial Port Data Input. Data input to program the serial shift registers.
83	CLK	Serial Port Data Clock. Clock input for programming the serial shift registers.
84	CW_M1	CW Mode Select Input 1. Input for programming beamforming mode 1, 2, 3, or 4. See Table 1 for mode programming details.
85	CW_M2	CW Mode Select Input 2. Input for programming beamforming mode 1, 2, 3, or 4. See Table 1 for mode programming details.
86	VG_CLAMP_ MODE	VGA Clamp Mode Enable. Drive VG_CLAMP_MODE low to enable VGA clamp mode. VGA output is clamped at typically 2.4V <sub>P-P</sub> differential. Drive VG_CLAMP_MODE high to disable VGA clamp mode.
88	LOAD	Serial Port Load. Loads the data from the serial shift registers into the I/Q phase dividers. Pull LOAD bus from high to low and from low to high for programming the I/Q phase dividers.
89	CW_QOUT+	CW Mixer Noninverting Differential Quadrature Output. CW Mixer output for eight quadrature mixers combined.
90	CW_QOUT-	CW Mixer Inverting Differential Quadrature Output. CW mixer output for eight quadrature mixers combined.
91	CW_IOUT-	CW Mixer Inverting Differential In-Phase Output. CW mixer output for eight in-phase mixers combined.
92	CW_IOUT+	CW Mixer Noninverting Differential In-Phase Output. CW Mixer output for eight in-phase mixers combined.
94	VGIN1-	VGA Channel 1 Inverting Differential Input
95	VGIN1+	VGA Channel 1 Noninverting Differential Input
97	CWIN1-	CW Mixer Channel 1 Inverting Differential Input
98	CWIN1+	CW Mixer Channel 1 Noninverting Differential Input
99	VGIN2-	VGA Channel 2 Inverting Differential Input
100	VGIN2+	VGA Channel 2 Noninverting Differential Input
_	EP	Exposed Pad. Internally connected to GND. Connect EP to a large PCB ground plane to maximize thermal performance.

## **Detailed Description**


The MAX2038 is an 8-channel VGA integrated with a programmable octal quadrature mixer array designed for ultrasound imaging and Doppler applications. The device is optimized for efficient power consumption. high dynamic range, and for exceptionally low noise performance. The VGA path features differential inputs. analog variable gain control, differential outputs for direct ADC drive, and a selectable output voltage clamp to avoid ADC overdrive. The integrated octal quadrature mixer array includes serial programmable LO phase generators for CWD beamforming applications. The LO phase dividers can be programmed for 4, 8, or 16 quadrature phases. Lowpass filters are integrated at the input paths of each CW mixer. The outputs for the mixers are summed into single I/Q differential current outputs.

The MAX2038 also integrates an octal quadrature mixer array and programmable LO phase generators for a complete continuous wave (CW) Doppler beamforming solution. The LO phase selection for each channel is programmed using a digital serial interface and a single high-frequency clock, or the LOs for each complex mixer pair can be directly driven using separate 4 x LO clocks. The serial interface is designed to allow multiple devices to be easily daisy chained in order to minimize program interface wiring. The LO phase dividers can be programmed to allow 4, 8, or 16 quadrature phases. The input path of each CW mixer consists of a selectable lowpass filter for optimal CWD noise performance. The outputs of the mixers are summed into single I and Q differential current outputs. The mixers and LO generators are designed to have exceptionally low noise performance of -155dBc/Hz at 1kHz offset from a 1.25MHz carrier, measured with 900mV<sub>P-P</sub> differential clutter signal.

### Variable Gain Amplifier (VGA)

The MAX2038's VGAs are optimized for high linearity, high dynamic range, and low output-noise performance, making this component ideal for ultrasound imaging applications. The VGA paths also exhibit a channel-to-channel crosstalk of -80dB at 10MHz and an absolute gain error of less than ±0.25dB for minimal channel-to-channel focusing error in an ultrasound system. Each VGA path includes circuitry for adjusting analog gain, an output buffer with differential output ports (VGOUT\_+, VGOUT\_-) for driving ADCs, and differential input ports (VGIN\_+, VGIN\_-), which are ideal for directly interfacing to the MAX2034 quad LNA. See the *High-Level Wave Mixer and Programmable Beamformer Functional Diagram* for details.

## High-Level Wave Mixer and Programmable Beamformer \_\_\_\_Functional Diagram



The VGA has an adjustable gain range from -12.5dB to +29.5dB, achieving a total dynamic range of 42dB (typ). The VGA gain can be adjusted through the differential gain control inputs VG\_CTL+ and VG\_CTL-. Set the differential gain-control input voltage at +2V for minimum gain and -2V for maximum gain. The differential analog control common-mode voltage is 3V (typ).

#### **VGA Clamp**

A clamp is provided to limit the VGA output signals to avoid overdriving the ADC or to prevent ADC saturation. Set VG\_CLAMP\_MODE low to clamp the VGA differential outputs at 2.4VP-P. Set the VG\_CLAMP\_MODE high to disable the clamp.

#### **Power-Down**

The device can also be powered down with PD. Set PD to logic-high for power-down mode. In power-down mode, the device draws a total supply current of 27mA. Set PD to a logic-low for normal operation.

#### **Overload Recovery**


The device is also optimized for quick overload recovery for operation under the large input-signal conditions that are typically found in ultrasound input buffer imaging applications. See the *Typical Operating Characteristics* for an illustration of the rapid recovery time from a transmit-related overload.

### **Octal Continuous Wave (CW) Mixer**

The MAX2038 CW mixers are designed using an active double-balanced topology. The mixers achieve high dynamic range and high linearity performance, with exceptionally low noise, which is ideal for ultrasound CWD signal reception. The octal quadrature mixer array provides noise performance of -155dBc/Hz at 1kHz from a 1.25MHz carrier, and a two-tone third-order ultrasound specific intermodulation product of typically -50dBc. See the *Ultrasound-Specific IMD3 Specification* in the *Applications Information* section.

The octal array exhibits quadrature and in-phase differential current outputs (CW\_QOUT+, CW\_QOUT-, CW\_IOUT+, CW\_IOUT-) to produce the total CWD beamformed signal. The maximum differential current output is typically 3mAp-p and the mixer output-compliance voltage ranges from 4.75V to 12V.

## High-Level CW Mixer and Programmable Beamformer Functional Diagram



#### **CW Mixer Output Summation**

The outputs from the octal mixer array are summed internally to produce the total CWD summed beamformed signal. The octal array produces eight differential quadrature (Q) outputs and eight differential in-phase (I) outputs. All quadrature and in-phase outputs are summed into single I and Q differential current outputs (CW\_QOUT+, CW\_QOUT-, CW\_IOUT+, CW\_IOUT-).

#### **LO Phase Select**

The LO phase dividers can be programmed through the shift registers to allow for 4, 8, or 16 quadrature phases for a complete CW beamforming solution.

#### **CWD Beamforming Modes**

There are four separate modes of operating the CWD beamformer. See Table 1 for a summary of the different modes of operation. The mode of operation can be selected by the CW\_M1 and CW\_M2 logic inputs. Phase generation is controlled through the serial interface. See the *Serial Interface* section in the *Applications Information* section for details on how to program for different quadrature phases.

### Mode 1

For mode 1 operation, the LO\_LVDS input frequency is typically 16 x fLO. As the CWD LO frequency range is 1MHz to 7.5MHz, the input frequency ranges from 16MHz to 120MHz. This high LO clock frequency requires a differential LVDS input. The 16 x fLO input is then divided by 16 to produce 16 phases. These 16 phases are generated for each of the 8 channels and programmed for the selected phase by a serial shift register. Each channel has a corresponding 5-bit shift

register, which is used to program the output phase of the divide-by-16 circuit. The first 4 bits of the shift register are for programming the 16 phases, the fifth bit turns each channel on/off individually. For mode 1, set both CW\_M1 and CW\_M2 to a logic-low.

Table 2. Mode 1 Logic Table (B4 = 0: Channel On/B4 = 1: Channel Off)

MODE 1 CW_M1 = 0 CW_M2 = 0	MSB			LSB	SHUTDOWN
PHASE	D	С	В	Α	SD
(DEG)	(B0)	(B1)	(B2)	(B3)	(B4)
0	0	0	0	0	0/1
22.5	0	0	0	1	0/1
45	0	0	1	0	0/1
67.5	0	0	1	1	0/1
90	0	1	0	0	0/1
112.5	0	1	0	1	0/1
135	0	1	1	0	0/1
157.5	0	1	1	1	0/1
180	1	0	0	0	0/1
202.5	1	0	0	1	0/1
225	1	0	1	0	0/1
247.5	1	0	1	1	0/1
270	1	1	0	0	0/1
292.5	1	1	0	1	0/1
315	1	1	1	0	0/1
337.5	1	1	1	1	0/1

**Table 1. Summary of CWD Beamforming Methods** 

CW_M1	CW_M2	MODE	LO INPUT FREQUENCY	CLOCK INTERFACE	PHASE RESOLUTION	NO. OF CLOCK INPUTS PER CHIP	PROGRAM BY SERIAL SHIFT REGISTER (SSR)	NO. OF USEFUL BITS IN SSR	NO. OF DON'T- CARE BITS IN SSR
0	0	1	16 x	LVDS	16 phases	1	Yes	4	0
0	1	2	8 x	LVDS	8 phases	1	Yes	3	1 MSB
1	0	3	4 x	3V CMOS	4 phases	8	Yes	2	2 MSBs
1	1	4	4 x	3V CMOS	Quadrature provided	8	No	N/A	N/A

N/A = Not applicable.

\_ /N/XI/N

#### Mode 2

The LO\_LVDS input frequency is 8 x fLO (typ) for mode 2 operation. The CWD LO frequency range is 1MHz to 7.5MHz, and the input frequency ranges from 8MHz to 60MHz. This high LO clock frequency requires a differential LVDS input. The 8 x fLO input is then divided by 8 to produce 8 phases. These 8 phases are generated for each of the 8 channels and programmed for the selected phase by the serial shift register. Note that the serial shift register is common to modes 1, 2, 3, and where each channel has a corresponding 5-bit shift register, which is used to program the output phase. However, since mode 2 generates 8 phases only, 3 of the 4 phase-programming bits are used; 5 bits are still loaded per channel using the serial shift register, but the phase-programming MSB is a don't-care bit. The fifth bit in the shift register always turns each channel on/off individually. For mode 2, set CW\_M1 to a logiclow and set CW\_M2 to a logic-high. See Table 3.

Table 3. Mode 2 Logic Table (DC = Don't Care, B4 = 0: Channel On/B4 = 1: Channel Off)

MODE 2 CW_M1 = 0 CW_M2 = 1	MSB			LSB	SHUTDOWN
PHASE	D	С	В	Α	SD
(DEG)	(B0)	(B1)	(B2)	(B3)	(B4)
0	DC	0	0	0	0/1
45	DC	0	0	1	0/1
90	DC	0	1	0	0/1
135	DC	0	1	1	0/1
180	DC	1	0	0	0/1
225	DC	1	0	1	0/1
270	DC	1	1	0	0/1
315	DC	1	1	1	0/1

#### Mode 3

The LO\_LVDS input is not used in this mode. Separate 4 x f<sub>LO</sub> clock inputs are provided using LO1–LO8 for each channel. The CWD LO frequency range is 1MHz to 7.5MHz, and the input frequency provides ranges from 4MHz to 30MHz. Note that the LO clock frequency can utilize 3V CMOS inputs. The 4 x f<sub>LO</sub> LO1–LO8 inputs are divided by 4 to produce 4 phases. These 4 phases are generated for each of the 8 channels and

Table 4. Mode 3 Logic Table (DC = Don't Care, B4 = 0: Channel On/B4 = 1: Channel Off)

MODE 3 CW_M1 = 1 CW_M2 = 0	MSB			LSB	SHUTDOWN
PHASE	D	С	В	Α	SD
(DEG)	(B0)	(B1)	(B2)	(B3)	(B4)
0	DC	DC	0	0	0/1
90	DC	DC	0	1	0/1
180	DC	DC	1	0	0/1
270	DC	DC	1	1	0/1

programmed for the selected phase by the serial shift register. For mode 3, 4 phases are generated, and only 2 of the 4 phase-programming bits are required where the 2-phase programming MSBs are "don't-care" bits. For mode 3, set CW\_M1 to a logic-high and set CW\_M2 to a logic-low. See Table 4.

#### Mode 4

The LO\_LVDS input is not used in this mode. The appropriate phases are externally provided using separate 4 x f<sub>LO</sub> LO1–LO8 inputs for each channel. A 4 x f<sub>LO</sub> input is required so the device can internally generate accurate duty-cycle independent quadrature LO drives. Note that the serial shift register is not used in this mode. The CWD LO frequency range is 1MHz to 7.5MHz and the input frequency ranges from 4MHz to 30MHz. The appropriate inputs are provided at LO1 to LO8. A reset line is provided to the customer so that they can synchronize all the CWD channels. The reset line is implemented through the RESET. For mode 4, set both CW\_M1 and CW\_M2 to logic-high. See Table 5.

Table 5. Mode 4 Logic Table

MODE 4 CW_M1 = 1 CW_M2 = 1	MSB			LSB	SHUTDOWN
PHASE	D	C	В	Α	SD
(DEG)	(B0)	(B1)	(B2)	(B3)	(B4)
Serial bus not used in mode 4	N/A	N/A	N/A	N/A	N/A

N/A = Not applicable.




Figure 1. Data Flow of Serial Shift Register

### Synchronization

Figure 1 illustrates the serial programming of the 8 individual channels through the serial data port. Note that the serial data can be daisy chained from one part to another, allowing a single data line to be used to program multiple chips in the system.

#### **CW** Lowpass Filter

The MAX2038 also includes selectable lowpass filters between each CW differential input pair and corresponding mixer input. Shunt capacitors and resistors are integrated on chip for high band and low band. The parallel capacitor/resistor networks, which appear differentially across each of the CW differential inputs, are selectable through the CW\_FILTER. Drive CW\_FILTER high to set the corner frequency of the filter to be fC = 9.5MHz. Drive CW\_FILTER low to set the corner frequency equal to fC = 4.5MHz. The CW\_VG allows the filter inputs to be disconnected from input nodes (internal to chip) to prevent overloading the LNA output and to not change the VGA input common-mode voltage.

### **VGA and CW Mixer Operation**

During normal operation, the MAX2038 is configured such that either the VGA path is enabled while the mixer array is powered down (VGA mode), or the quadrature

mixer array is enabled while the VGA path is powered down (CW mode). During VGA mode, besides powering down the CW mixer array, the differential inputs to the lowpass filters and CW mixers also are internally disconnected from the input nodes, making the CW differential inputs (CWIN\_+, CWIN\_-) high impedance. The CW mode disconnects the VGA inputs internally from the input ports of the device. For VGA mode, set CW\_VG to a logic-low.

### **Power-Down and Low-Power Modes**

During device power-down, both the VGA and CW mixer are disabled regardless of the logic set at CW\_VG. Both the VGA and CW mixer inputs are high impedance since the internal switches to the inputs are all disconnected. The total supply current of the device reduces to 27mA. Set PD to a logic-high for device power-down.

A low-power mode is available to lower the required power for CWD operation. When selected, the complex mixers operate at lower quiescent currents and the total per-channel current is lowered to 53mA. Note that operation in this mode slightly reduces the dynamic performance of the device. Table 6 shows the logic function of standard operating modes.

**Table 6. Logic Function of Standard Operating Modes** 

PD INPUT	CW_VG INPUT	LOW_PWR	VGA	CW MIXER	INTERNAL SWITCH TO VGA	INTERNAL SWITCH TO LPF AND CW MIXER	5V V <sub>CC</sub> CURRENT CONSUMPTION (mA)	11V V <sub>MIX</sub> CURRENT CONSUMPTION (mA)
1	1	N/A	Off	Off	Off	Off	27	0
1	0	N/A	Off	Off	Off	Off	27	0
0	0	0	Off	On	Off	On	245	106
0	0	1	Off	On	Off	On	245	53
0	1	N/A	On	Off	On	Off	204	0

N/A = Not applicable.

## **Applications Information**

### **Mode Select Response Time**

The mode select response time is the time that the device takes to switch between CW and VGA modes. One possible approach to interfacing the CW outputs to an instrumentation amplifier used to drive an ADC is shown in Figure 2. In this implementation, there are four large-value (in the range of 470nF to 1µF) capacitors between each of the CW\_IOUT+, CW\_IOUT-, CW\_QOUT+, CW\_QOUT- outputs and the circuitry they are driving. The output of the CW mixer usually drives the input of an instrumentation amplifier made up of op amps whose input impedance is set by common-mode setting resistors.




Figure 2. Typical Example of a CW Mixer's Output Circuit

There are clearly both a highpass corner and a lowpass corner present in this output network. The lowpass corner is set primarily by the  $115\Omega$  mixer pullup resistors, the series  $50\Omega$  resistors, and the shunt  $0.022\mu F$  capacitor. This lowpass corner is used to filter a combination of LO leakage and upper sideband. The highpass corner, however, is of a larger concern due to the fact that it is dominated by the combination of a  $1\mu F$  DC-blocking capacitor and the pair of shunt  $31.6k\Omega$  resistors.

If drawn, the simplified dominant highpass network would look like Figure 3.




Figure 3. Simplified Circuit of Highpass Pole

The highpass pole in this case is at fp =  $1/(2 \times pi \times RC) \sim 5$ Hz. Note that this low highpass corner frequency is required in order to filter the downconverted clutter tone, which appears at DC, without interfering with CWD imaging at frequencies as low as 400Hz. For example, if one wanted to use CWD down to 400Hz, then a good choice for the highpass pole would be at least a decade below this (< 40Hz) as not to incur rolloff due to pole. Remember, if the highpass pole is put at 400Hz, the response is 3dB down at that corner frequency. The placement of the highpass pole at 5Hz in the above example is between the DC and 40Hz limitations just discussed.

The bottom line is that any reasonably sized DC block between the output of the mixer and the instrumentation amplifier will pose a significant time constant that slows the mode select switching speed.

An alternative solution to the approach in Figure 2, which enables faster mode select response time, is shown in Figure 4.




Figure 4. Improved Mode Select Response Time Achieved with DC-Coupled Input to Instrumentation Amplifier

In Figure 4, the outputs of the CWD mixers are DC-coupled into the inputs of the instrumentation amplifiers. Therefore, the op amps must be able to accommodate the full compliance range of the mixer outputs, which is a maximum of 11V when the mixers are disabled, down to the 5V supply of the MAX2038 when the mixers are enabled. The op amps can be powered from 11V for the high rail and 5V for the low rail, requiring a 6V op amp.

#### Serial Interface

The serial interface of the MAX2038 programs the LO for 16, 8, or 4 quadrature phases using a serial shift register implementation. Data is shifted into the device on DIN. The serial shift register clock is applied to the CLK input. The serial shift register has 5 bits per channel. The first 4 bits are for phase programming, and the fifth bit enables or disables each channel of the mixer array.

Each mixer can be programmed to 1 of 16 phases; therefore, 4 bits are required for each channel for programming. The master high-frequency mixer clock is applied to differential inputs LO\_LVDS+ and LO\_LVDS-(for modes 1 and 2) and LO\_ (for modes 3 and 4). The LOAD input is provided to allow the user to load the phase counters with the programming values to generate the correct LO phases. The input signals for mixing are applied to the eight differential inputs, CWIN\_+ and CWIN\_-. The summed I/Q baseband differential outputs are provided on CW\_IOUT+/- and CW\_QOUT+/-. CW\_M1 and CW\_M2 are used to select one of the four possible modes of operation. See Table 1.

The serial interface is designed to allow multiple devices to be easily daisy chained in order to minimize program interface wiring. DOUT is available for this daisy-chain function.

### **Programming the Beamformer**

During normal CWD operation, the mixer clock at LO\_ or LO\_LVDS+/- is on and the programming signals on DIN, CLK, and LOAD are off. (LOAD = high, CLK = low, and DIN = don't care, but fixed to a high or low). To start the programming sequence, turn off the mixer clock. Data is shifted into the shift register at a recommended 10MHz programming rate or 100ns minimum data clock period/time. See Figure 5 for timing details.

After the shift registers are programmed, pull the LOAD bus to logic-low and then back to logic-high to load the internal counters into I/Q phase divider/selectors with the proper values. LOAD must remain low for a minimum time of t<sub>CLH</sub>. The user turns on the mixer clock to start beamforming. The clock must turn on such that it starts at the beginning of a mixer clock cycle.




Figure 5. Shift Register Timing Diagram

#### **CW Mixer Output Summation**

The maximum differential current output is typically 3mAp-p and the mixer output compliance voltage ranges from 4.75V to 12V per mixer channel. The mixer common-mode current in each of the differential mixer outputs is typically 3.25mA. The total summed current would equal N x 3.25mA in each of the  $115\Omega$  load resistors (where N = number of channels). In this case, the quiescent output voltage at +Vsum and -Vsum outputs would be 11V - (N x 3.25mA x 115) = 11V - (8 x 3.25mA x 115) = 8.05V. The voltage swing at each output, with one channel driven at max output current (differential 3mAp-p) while the other channels are not driven, would be  $1.5\text{mAp-p} \times 115\Omega$  or 174mVp-p and the differential voltage would be 348mV<sub>P-P</sub>. The voltage compliance range is defined as the valid range for +V<sub>SUM</sub> and -Vsum in this example.

#### **External Compensation**

External compensation is required for bypassing internal biasing circuitry. Connect as close as possible a 4.7µF capacitor from EXT\_C1, EXT\_C2, and EXT\_C3 (pins 13, 14, 15) to ground.

#### **External Bias Resistor**

An external resistor at EXT\_RES is required to set the bias for the internal biasing circuitry. Connect, as close as possible, a 7.5k $\Omega$  (0.1%) resistor from EXT\_RES (pin 38) to ground.

#### **Analog Input and Output Coupling**

In typical applications, the MAX2038 is being driven from a low-noise amplifier (such as the MAX2034) and the VGA is typically driving a discrete differential anti-alias filter into an ADC (such as the MAX1436 octal ADC). The differential input impedance of the MAX2038 is typically 240  $\Omega$ . The differential outputs of the VGA are capable of driving a differential load capacitance to GND at each of the VGA differential outputs of 60 pF, and differential capacitance across the VGA outputs is 10 pF,  $R_{\rm L}=1 {\rm k}\Omega$ . The differential outputs have a common-mode bias of approximately 3.75V. AC-couple these differential outputs if the next stage has a different common-mode input range.

#### **Ultrasound-Specific IMD3 Specification**

Unlike typical communications specifications, the two input tones are not equal in magnitude for the ultrasound-specific IMD3 two-tone specification. In this measurement,  $f_1$  represents reflections from tissue and  $f_2$  represents reflections from blood. The latter reflections are typically 25dB lower in magnitude, and hence the measurement is defined with one input tone 25dB lower than the other. The IMD3 product of interest ( $f_1$  - ( $f_2$  -  $f_1$ )) presents itself as an undesired Doppler error signal in ultrasound applications. See Figure 6.




Figure 6. Ultrasound IMD3 Measurement Technique

### **Board Layout**

The pin configuration of the MAX2038 is optimized to facilitate a very compact physical layout of the device and its associated discrete components. A typical application for this device might incorporate several devices in close proximity to handle multiple channels of signal processing.

The exposed pad (EP) of the MAX2038's TQFP-EP package provides a low thermal-resistance path to the die. It is important that the PCB on which the MAX2038 is mounted be designed to conduct heat from the EP. In addition, provide the EP with a low-inductance path to electrical ground. The EP **MUST** be soldered to a ground plane on the PCB, either directly or through an array of plated via holes.





Figure 7. Typical Per-Channel Ultrasound Imaging Application

## **Pin Configuration**



### **Chip Information**

PROCESS: Silicon Complementary Bipolar

## Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
100 TQFP-EP	C100E+3	<u>21-0116</u>

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	1/09	Initial release	_
1	5/10	Implemented minor corrections	2–10, 12, 13, 18

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.