

FEATURES

- Wideband RF output frequency range: 5.9 GHz to 23.6 GHz**
- Two upconversion modes**
 - Direct conversion from baseband I/Q to RF**
 - Single sideband upconversion from real IF**
- LO input frequency range: 5.4 GHz to 14 GHz**
- LO doubler for up to 28 GHz**
- Matched 100 Ω balanced RF output, LO input, and IF input**
- High impedance baseband inputs**
- Sideband suppression and carrier feedthrough optimization**
- Variable attenuator and power detector for Tx power control**
- Programmable via 4-wire SPI interface**
- 32-lead, 5 mm × 5 mm LFCSP microwave packaging**

APPLICATIONS

- Point to point microwave radios**
- Radar, electronic warfare systems**
- Instrumentation, automatic test equipment (ATE)**


GENERAL DESCRIPTION

The ADRF6780 is a silicon germanium (SiGe) design, wideband, microwave upconverter optimized for point to point microwave radio designs operating in the 5.9 GHz to 23.6 GHz frequency range.

The upconverter offers two modes of frequency translation. The device is capable of direct conversion to radio frequency (RF) from baseband I/Q input signals, as well as single sideband (SSB) upconversion from a real intermediate frequency (IF) input carrier frequency. The baseband inputs are high impedance and are generally terminated off chip with 100 Ω differential back terminations. The baseband I/Q input path can be disabled and a modulated real IF signal anywhere from 0.8 GHz to 3.5 GHz can be fed into the IF input path and upconverted to 5.9 GHz to 23.6 GHz while suppressing the unwanted sideband by typically better than 25 dBc. The serial port interface (SPI) allows tweaking of the quadrature phase adjustment to allow optimum sideband suppression. In addition, the SPI interface allows powering down the output power detector to reduce power consumption when power monitoring is not necessary.

The ADRF6780 upconverter comes in a compact, thermally enhanced, 5 mm × 5 mm LFCSP package. The ADRF6780 operates over the -40°C to +85°C temperature range.

FUNCTIONAL BLOCK DIAGRAM



14106-001

Figure 1.

Rev. D

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Functional Block Diagram	1
Revision History	2
Specifications.....	3
Absolute Maximum Ratings.....	6
Thermal Resistance	6
ESD Caution.....	6
Pin Configuration and Function Descriptions.....	7
Typical Performance Characteristics	9
I/Q Mode	9
IF Mode.....	14
Output Detector Performance	19
Return Loss.....	20
Theory of Operation	21
Baseband.....	21
Single Sideband (SSB) Upconversion	21
LO Input Path.....	21
Serial Port Interface (SPI).....	21
Applications Information	23
Carrier Feedthrough Nulling.....	23
Sideband Suppression Optimization	23
Linearity.....	23
ADC	23
Wide Frequency Performance	24
Layout	24
LO Input Driven Differential vs. Single Ended	25
Register Summary	27
Register Details: Wideband Upconverter.....	28
Control Register	28
ALARM_READBACK Register	28
ALARM_MASK Register.....	29
Enable Register	29
Linearize Register	30
LO_PATH Register.....	30
ADC_CONTROL Register	31
ADC_OUTPUT Register	31
Basic Connections for Operation.....	32
Outline Dimensions	35
Ordering Guide	35

REVISION HISTORY

1/2019—Rev. C to Rev. D

Changes to ADC Section

23

7/2018—Rev. B to Rev. C

Changed 32.95 to 9.18 in θ_{JA} Column, Table 3

6

Changes to Ordering Guide

35

10/2017—Rev. A to Rev. B

Changes to Maximum Junction Temperature Parameter, Table 2 ...

6

Change to Table 4

7

Changes to Figure 31 Caption.....

13

Changes to Ordering Guide.....

35

5/2016—Rev. 0 to Rev. A

Change to Table 4

7

Changes to Figure 40.....

15

Changes to Figure 47.....

16

Changes to Figure 58.....

18

Change to Figure 84

33

Changes to Table 16.....

34

3/2016—Revision 0: Initial Version

SPECIFICATIONS

VPBB = VPBI = VPLO = 3.3 V, VP18 = 1.8 V, VPDT = VPRF = 5 V, TA = 25°C, LO = 0 dBm differential drive; baseband I/Q amplitude = -15 dBm differential sine waves in quadrature with a 500 mV dc bias, baseband input termination with 100 Ω externally, IF amplitude = -12 dBm differential sine waves, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
RF OUTPUT FREQUENCY RANGE		5.9		23.6	GHz
LOCAL OSCILLATOR (LO) INPUT FREQUENCY RANGE		5.4		14	GHz
LO AMPLITUDE RANGE		-6	0	+6	dBm
IF INPUT FREQUENCY RANGE		0.8		3.5	GHz
BASEBAND (BB) I/Q INPUT FREQUENCY RANGE		DC		750	MHz
I/Q MODULATOR PERFORMANCE					
Modulator Voltage Gain	Maximum gain at maximum gain setting Minimum gain at minimum gain setting	10	13		dB
Output Noise Density	Output carrier > -5 dBm Output carrier > -14 dBm Output carrier > -22.5 dBm		-12 -147 -145 -136		dBc/Hz
Output Third-Order Intercept (OIP3)	f ₁ BB = 10 MHz, f ₂ BB = 12 MHz, baseband I/Q amplitude per tone = -15 dBm sine waves in quadrature with a 500 mV dc bias, 10 dB gain setting				dBc/Hz
5.9 GHz to 10 GHz		24			dBm
10 GHz to 14 GHz		25			dBm
14 GHz to 20 GHz		27			dBm
20 GHz to 23.6 GHz		27			dBm
Fifth-Order Intermodulation Distortion (IMD5)	f ₁ BB = 10 MHz, f ₂ BB = 12 MHz, baseband I/Q amplitude per tone = -15 dBm sine waves in quadrature with a 500 mV dc bias, 10 dB gain setting		65		dBm
Output Second-Order Intercept (OIP2)	f ₁ BB = 10 MHz, f ₂ BB = 12 MHz, baseband I/Q amplitude per tone = -15 dBm sine waves in quadrature with a 500 mV dc bias, 10 dB gain setting				
5.9 GHz to 10 GHz		65			dBm
10 GHz to 14 GHz		65			dBm
14 GHz to 20 GHz		66			dBm
20 GHz to 23.6 GHz		50			dBm
Output 1 dB Compression Point (P1dB)					
5.9 GHz to 10 GHz	At 10 dB gain setting At maximum gain setting		10.5 11		dBm
10 GHz to 14 GHz	At 10 dB gain setting At maximum gain setting		11 12		dBm
14 GHz to 20 GHz	At 10 dB gain setting At maximum gain setting		10 12		dBm
20 GHz to 23.6 GHz	At 10 dB gain setting At maximum gain setting		10 11		dBm
LO Feedthrough	At 10 dB gain setting (can be improved baseband dc offset adjustment)		-25		dBm
Sideband Suppression	At 10 dB gain setting		25		dBc

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
IF UPCONVERTER PERFORMANCE					
Upconversion Voltage Gain	Maximum gain at maximum gain setting Minimum gain at minimum gain setting	7	11		dB
Output Noise Density	Output carrier > -5 dBm Output carrier > -14 dBm Output carrier > -22.5 dBm		-14 -147 -145 -136		dBc/Hz
OIP3	f ₁ IF = 1810 MHz, f ₂ IF = 1812 MHz, amplitude per tone = -15 dBm sine waves in quadrature with ac bias, 7 dB gain setting		23.5		dBc/Hz
5.9 GHz to 10 GHz		27			dBm
10 GHz to 14 GHz		24			dBm
14 GHz to 20 GHz		22.5			dBm
20 GHz to 23.6 GHz		22.5			dBm
IMD5	f ₁ IF = 1810 MHz, f ₂ IF = 1812 MHz, amplitude per tone = -15 dBm sine waves in quadrature with ac bias, 7 dB gain setting		80		dBm
Output P1dB					
5.9 GHz to 10 GHz	At 7 dB gain setting		10.5		dBm
	At maximum gain setting		11.5		dBm
10 GHz to 14 GHz	At 7 dB gain setting		10		dBm
	At maximum gain setting		12		dBm
14 GHz to 20 GHz	At 7 dB gain setting		9.5		dBm
	At maximum gain setting		12		dBm
20 GHz to 23.6 GHz	At 7 dB gain setting		9.5		dBm
	At maximum gain setting		11.5		dBm
LO Feedthrough	At 7 dB gain setting (can be improved by baseband dc offset adjustment)		-35		dBm
Sideband Suppression	At 7 dB gain setting		25		dBc
Tx POWER DETECTOR PERFORMANCE					
Output Level					
Maximum		2			dBm
Minimum		-30			dBm
±1 dB Dynamic Range		34			dB
Output Voltage					
Maximum		1			V
Minimum		0.2			V
Log Slope		25			mV/dB
Time					
Rise	P _{IN} = off to -10 dBm, 10% to 90%, C7 = 10 pF (see Figure 83)		134		ns
Fall	P _{IN} = -10 dBm to off, 10% to 90%, C7 = 10 pF (see Figure 83)		190		ns
Response	C7 = 10 pF (see Figure 83)		30		ns
RETURN LOSS					
RF Output	100 Ω differential		12		dB
LO Input	100 Ω differential		12		dB
IF Input	100 Ω differential		17		dB
Baseband I/Q Input Impedance			1		MΩ
LOGIC INPUTS					
Input High Voltage Range, V _{INH}		VP18 – 0.4	1.8		V
Input Low Voltage Range, V _{INL}		0	0.4		V
Input Current, I _{INH} /I _{INL}			100		μA
Input Capacitance, C _{IN}			3		pF

Data Sheet

ADRF6780

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
LOGIC OUTPUTS					
Output High Voltage Range, V_{OH}		VP18 – 0.4	1.8		V
Output Low Voltage Range, V_{OL}		0	0.4		V
Output High Current, I_{OH}				500	μ A
POWER INTERFACE					
VPBB, VPLO, VPBI		3.15	3.3	3.45	V
VPBB, VPLO, VPBI Supply Current	$\times 1$ LO path enabled, IF path disabled $\times 2$ LO path enabled, IF path disabled $\times 1$ LO path enabled, IF path enabled $\times 2$ LO path enabled, IF path enabled		340		mA
			390		mA
			490		mA
			540		mA
VP18		1.7	1.8	1.9	V
VP18 Supply Current			1		mA
VPDT, VPRF		4.75	5	5.25	V
VPDT, VPRF Supply Current	$\times 1/\times 2$ LO path enabled, IF path disabled $\times 1/\times 2$ LO path enabled, IF path enabled		180		mA
			160		mA
Total Power Consumption	$\times 2$ LO path enabled, IF path enabled Power down		2.58		W
			35	50	mW

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage	
VPDT, VPRF	6.5 V
VPBB, VPLO, VPBI	4.3 V
VP18	2.3 V
Maximum Junction Temperature	125°C
Operating Temperature Range	−40°C to +85°C
Storage Temperature Range	−55°C to +125°C
Lead Temperature Range (Soldering 60 sec)	−65°C to +150°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

θ_{JA} is thermal resistance, junction to ambient (°C/W), and θ_{JC} is thermal resistance, junction to case (°C/W).

Table 3. Thermal Resistance

Package Type	θ_{JA}^1	θ_{JC}^1	Unit
32-Lead LFCSP	9.18	1.14	°C/W

¹ See JEDEC Standard JESD51-2 for additional information on optimizing the thermal impedance (printed circuit board (PCB) with 3 × 3 vias).


ESD CAUTION



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. SOLDER THE EXPOSED PAD TO A LOW IMPEDANCE GROUND PLANE.
2. THE DEVICE NUMBER ON THE FIGURE DOES NOT INDICATE THE LABEL ON THE PACKAGE. PLEASE REFER TO PIN 1 INDICATOR FOR PIN LOCATIONS.

14106-002

Figure 2. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	VDET	RF Detector Output. The voltage output is proportional to the decibel RF output power. The detector slope is nominally 50 mV/dB.
2	VPDT	Power Supply Connection for the RF Detector. Decouple the VPDT pin with 100 pF and 0.1 µF capacitors as close as possible to the pin. Note that this pin must always be supplied with 5 V.
3, 9	VPRF	Power Supply Connections for the RF Path. Decouple the VPRF pin with 100 pF and 0.1 µF capacitors as close as possible to the pins.
4, 6, 8, 19, 29	AGND	Analog Grounds. Connect these pins to a low impedance ground plane.
5, 7	RFOP, RFON	RF Outputs. These outputs are 100 Ω differential outputs for the RF path. Frequency range is 5.9 GHz to 23.6 GHz.
10	VATT	Modulator Output Attenuator Control Input. The RF voltage variable attenuator is controlled by applying a 0 V to 2.6 V control voltage to the VATT pin. Increase the gain when VATT voltage increases. This pin is linear in dB over central gain range.
11 to 14	BBQN, BBQP, BBIP, BBIN	I Channel and Q Channel Baseband Inputs. These inputs are high input impedance and are typically differentially terminated to a 100 Ω resistor using an off chip termination. The nominal common-mode bias level on these pins must be 0.5 V.
15	VPBB	Power Supply Connection for Baseband Path. Decouple the VPBB pin with 100 pF and 0.1 µF capacitors as close as possible to the pin.
16	PWDN	Power Down. The ADRF6780 powers up when the PWDN pin is at a low logic level (<0.5 V). To power down the ADRF6780, apply a logic high level (>1.2 V). When the ADRF6780 is powered up, the SPI can also be used as a power-down capability. The PWDN pin has an internal 18 kΩ pull-down resistor.
17	<u>RST</u>	Reset. This pin provides the ability to reset the SPI to the default register settings. Pull the RST pin to a logic high level in normal operation. Driving the RST pin to a logic low level loads the default SPI register settings. The RST pin has an internal 7.75 kΩ pull-up resistor.
18, 20	IFIN, IFIP	IF Inputs. These inputs are 100 Ω differential inputs for IF upconversion, and they must be ac-coupled. When the IF mode is set, remove the 0 Ω R10 to R13 resistors from the I/Q lines.
21	VPBI	Power Supply Connection. Decouple the VPBI pin with 100 pF and 0.1 µF capacitors as close as possible to the pin.
22	VP18	1.8 V Power Supply. Decouple the VP18 pin with 100 pF and 0.1 µF capacitors as close as possible to the pin.
23	SDIN	Serial Data Input. Serial data applied to the SDIN pin is loaded into the SPI register upon a successful write command as indicated in the timing diagrams (see Figure 68 to Figure 70). The first most significant bit (MSB) is a control bit and it determines whether data is written to the register (logic high) or read from the serial data output pin (logic low). The SDIN pin has an internal 18 kΩ pull-down resistor.
24	SCLK	Serial Clock. This pin is the clock input for the SPI interface. The SCLK pin has an internal 18 kΩ pull-down resistor.
25	SDTO	Serial Data Output. The SDTO pin provides a SPI readback capability. See the timing diagrams for normal operation (see Figure 68 to Figure 70). The SDTO pin has an internal 18 kΩ pull-down resistor.
26	<u>SEN</u>	Serial Enable. When the SEN input pin goes high, the data stored in the shift registers is loaded into the register. The SEN pin has an internal 7.75 kΩ pull-up resistor.

Pin No.	Mnemonic	Description
27, 31	VPLO	Power Supply Connections for the LO Path. Decouple the VPLO pin with 100 pF and 0.1 µF capacitors as close as possible to the pin.
28, 30	LOIN, LOIP	LO Inputs. These inputs are 100 Ω differential inputs for the LO path. The LO input frequency range is 5.4 GHz to 14 GHz. The on-chip LO frequency doubler can be enabled via a SPI command.
32	<u>ALM</u>	Alarm. The ALM pin indicates internal alarm conditions. The ALM pin is logic low when an alarm condition is detected.
	EP	Exposed Pad. Solder the exposed pad to a low impedance ground plane.

TYPICAL PERFORMANCE CHARACTERISTICS

VPBB = VPBI = VPLO = 3.3 V, VP18 = 1.8 V, VPDT = VPRF = 5 V, TA = 25°C, LO = 0 dBm differential drive, polyphase filter (PPF, $\times 1$) mode below 14 GHz and differential drive doubler ($\times 2$) mode above 14 GHz, VATT = 2.6 V, unless otherwise noted.

I/Q MODE

Baseband (BB) I/Q amplitude = -15 dBm, differential sine waves in quadrature with a 500 mV dc bias, BB I/Q frequency (f_x BB) = 10 MHz, BB input termination with 100 Ω externally, unless otherwise noted.




Figure 3. Output Power (P_{out}) vs. RF Frequency (f_{RF}) at Three Gain Settings for Various Temperatures, BB I/Q Amplitude = -15 dBm




Figure 4. Output Power (P_{out}) vs. RF Frequency (f_{RF}) at Three Gain Settings for Various Supply Voltages, BB I/Q Amplitude = -15 dBm




Figure 5. Output Power (P_{out}) vs. RF Frequency (f_{RF}) at Three Gain Settings for Various LO Inputs, BB I/Q Amplitude = -15 dBm




Figure 6. Conversion Gain vs. VATT for Various RF Frequencies (f_{RF})




Figure 7. Output 1 dB Compression Point (P_{1dB}) vs. RF Frequency (f_{RF}) at a 10 dB Gain Setting for Various Temperatures







Figure 8. Output 1 dB Compression Point (P_{1dB}) vs. RF Frequency (f_{RF}) at a 10 dB Gain Setting for Various Supply Voltages




14106-010




14106-011




14106-011









14106-012




14106-013




14106-014







14106-020




14106-024




14106-222



14106-025



14106-023



14106-026




Figure 27. Output Second-Order Intercept (OIP2) vs. Output Power (P_{OUT}) for Various RF Frequencies (f_{RF}), BB I/Q Amplitude = -15 dBm per Tone




Figure 30. Bandwidth, P_{OUT} at 15 GHz and the Maximum Gain Setting vs. BB Input Frequency




Figure 28. Output Noise Density vs. RF Frequency (f_{RF}) at a 10 dB Gain Setting for Various Temperatures with an Output Carrier of -5 dBm




Figure 31. Magnitude Delta, RFON minus RFOP vs. RF Frequency (f_{RF}) at Three Different Gain Settings




Figure 29. Output Noise Density vs. VATT Gain for Various RF Frequencies (f_{RF}) with an Input Carrier of -15 dBm

IF MODE

IF frequency (IF mode) = 1900 MHz, IF amplitude = -12 dBm, input ac-coupled, unless otherwise noted.




Figure 32. Output Power (P_{out}) vs. RF Frequency (f_{RF}) at Three Gain Settings for Various Temperatures, IF Amplitude = -12 dBm




Figure 35. Conversion Gain vs. VATT at Various RF Frequencies (f_{RF})




Figure 33. Output Power (P_{out}) vs. RF Frequency (f_{RF}) at Three Gain Settings for Various Supply Voltages, IF Amplitude = -12 dBm




Figure 36. Output 1 dB Compression Point (P_{1dB}) vs. RF Frequency (f_{RF}) at a 7 dB Gain Setting for Various Temperatures




Figure 34. Output Power (P_{out}) vs. RF Frequency (f_{RF}) at Three Gain Settings for Various LO Inputs, IF Amplitude = -12 dBm






Figure 37. Output 1 dB Compression Point (P_{1dB}) vs. RF Frequency (f_{RF}) at a 7 dB Gain Setting for Various Supply Voltages




14106-138

Figure 38. Output 1 dB Compression Point (P_{1dB}) vs. RF Frequency (f_{RF}) at a 7 dB Gain Setting for Various LO Inputs




14106-139

Figure 39. 1 dB Output Compression Point (P_{1dB}) vs. RF Frequency (f_{RF}) at a 7 dB Gain Setting and the Maximum Gain Setting




14106-240

Figure 40. Output 1 dB Compression Point (P_{1dB}) at 15 GHz vs. IF Frequency at a 7 dB Gain Setting




14106-047

Figure 41. Carrier Feedthrough vs. RF Frequency (f_{RF}) at Three Gain Settings for Various Temperatures Before Nulling



14106-048

Figure 42. Sideband Suppression vs. RF Frequency (f_{RF}) at Three Different Gain Settings for Various Temperatures Before Nulling



14106-050

Figure 43. Third-Order Intermodulation Distortion (IMD3) vs. RF Frequency (f_{RF}) at a 7 dB Gain Setting for Various Temperatures, IF Amplitude = -15 dBm per Tone




Figure 44. Third-Order Intermodulation Distortion (IMD3) vs. RF Frequency (f_{RF}) at 7 dB Gain Setting for Various RDAC_LINEARIZE Settings and Various Temperatures, IF Amplitude = -15 dBm per Tone




Figure 47. Third-Order Intermodulation Distortion (IMD3) at 15 GHz vs. IF Frequency at a 7 dB Gain Setting




Figure 45. Third-Order Intermodulation Distortion (IMD3) vs. RF Frequency (f_{RF}) at a 7 dB Gain Setting and for Various Supply Voltages, IF Amplitude = -15 dBm per Tone




Figure 48. Third-Order Intermodulation Distortion (IMD3) vs. Output Power (P_{OUT}) for Various RF Frequencies (f_{RF}), IF Amplitude = -15 dBm per Tone




Figure 46. Third-Order Intermodulation Distortion (IMD3) vs. RF Frequency (f_{RF}) at a 7 dB Gain Setting for Various LO Inputs, IF Amplitude = -15 dBm per Tone




Figure 49. Output Third-Order Intercept (OIP3) vs. RF Frequency (f_{RF}) at a 7 dB Gain Setting, IF Amplitude = -15 dBm per Tone




Figure 50. Output Third-Order Intercept (OIP3) vs. IF Input Power at a 7 dB Gain Setting for Various RF Frequencies (f_{RF})




Figure 53. Output Second-Order Intercept (OIP2) vs. RF Frequency (f_{RF}) at a 7 dB Gain Setting for Various Temperatures, IF Amplitude = -15 dBm per Tone




Figure 51. Fifth-Order Intermodulation Distortion (IMD5) vs. RF Frequency (f_{RF}) at a 7 dB Gain Setting for Various Temperatures, IF Amplitude = -15 dBm per Tone




Figure 54. Output Second-Order Intercept (OIP2) vs. RF Frequency (f_{RF}) at a 7 dB Gain Setting for Various LO Inputs, IF Amplitude = -15 dBm per Tone




Figure 52. Fifth-Order Intermodulation Distortion (IMD5) vs. Output Power (P_{OUT}) for Various RF Frequencies (f_{RF}), IF Amplitude = -15 dBm per Tone







Figure 55. Output Second-Order Intercept (OIP2) vs. Output Power (P_{OUT}) for Various RF Frequencies (f_{RF}), IF Amplitude = -15 dBm per Tone




14106-155



14106-158



14106-156



14106-159

OUTPUT DETECTOR PERFORMANCE




Figure 60. Detector Output (V_{DET}) vs. Output Power (P_{OUT}) at 15 GHz for Various Temperatures




Figure 62. Detector Output (V_{DET}) vs. RF Frequency (f_{RF}), -5 dBm Output Power (P_{OUT}) for Various Temperatures




Figure 61. Detector Error vs. Output Power (P_{OUT}) at 15 GHz for Various Temperatures

RETURN LOSS




Figure 63. RF Output Return Loss S11 vs. RF Frequency for Various Temperatures




Figure 65. I/Q Input Return Loss S11 vs. I/Q Frequency for Various Temperatures




Figure 64. LO Input Return Loss S11 vs. LO Frequency for Various Temperatures




Figure 66. IF Input Return Loss S11 vs. IF Frequency for Various Temperatures

THEORY OF OPERATION

The ADRF6780 is a wideband microwave upconverter optimized for point to point microwave radio designs operating in the 5.9 GHz to 23.6 GHz frequency range. A functional block diagram of the device is shown in Figure 1. The ADRF6780 is programmed via an SPI.

BASEBAND

The input impedance of the basebands are high input impedance. These inputs are designed to operate with a 0.5 V common-mode voltage. These inputs are differentially terminated to a $100\ \Omega$ resistor using an off chip termination.

The linearity can be optimized by adding phase correction signals to the current output via adjusting the I_PATH_PHASE_ACCURACY register (Register 0x05, Bits[3:0]) and the Q_PATH_PHASE_ACCURACY (Register 0x05, Bits[7:4]) register.

SINGLE SIDEBAND (SSB) UPCONVERSION

The IF input path can be fed anywhere from 0.8 GHz to 3.5 GHz. The IF inputs path can be upconverted to 5.9 GHz to 23.6 GHz, while suppressing the unwanted sideband by typically better than 25 dBc. The IF upconversion inputs are $100\ \Omega$ differential and must be ac-coupled. In addition, the I/Q baseband input must stay floating without any termination on their inputs.

LO INPUT PATH

The LO input path operates from 5.4 GHz to 14 GHz with a LO amplitude range of -6 dBm to $+6\text{ dBm}$. It is built from two modes: $\times 1$ mode (Register 0x03, Bit 2), which provides an LO output frequency equal to the LO input frequency, and $\times 2$ mode (Register 0x03, Bit 3), which doubles the LO output frequency from the LO input frequency. Note that, when enabling the LO $\times 2$ mode (Register 0x03, Bit 3), the LO $\times 1$ mode (Register 0x03, Bit 2) must be disabled.

The LO path is designed to operate differentially. LOIP and LOIN are the inputs to the LO path. It is recommended to use the ADRF6780 with a LO differential input to achieve the best performance.

Figure 67 shows a block diagram of the LO path.




Figure 67. LO Path Block Diagram

14106-078

SERIAL PORT INTERFACE (SPI)

The SPI of the ADRF6780 allows the user to configure the device for specific functions or operations via a 4-pin SPI port. This interface provides users with added flexibility and customization. The SPI consists of four control lines: SCLK, SDIN, SDTO, and SEN.

The ADRF6780 protocol consists of a write/read bit followed by six register address bits, 16 data bits, and a parity bit. Both the address and data fields are organized MSB first and end with the least significant bit (LSB). For a write, set the first bit to 0, and for a read, set this bit to 1.

The write cycle sampling must be done on the rising edge. The 16 bits of the serial write data are shifted in, MSB to LSB. The ADRF6780 input logic level for the write cycle supports an 1.8 V interface.

For a read cycle, up to 16 bits of serial read data are shifted out, MSB first. After the 16 bits of data shift out, the parity bit shifts out. The output logic level for a read cycle is 1.8 V.

The parity bit always follows the direction of the data. If parity is not used, the transmitting end transmits zero instead of parity. The parity is odd, which means that the total number of ones transmitted during a command, including the read/write bit, the address bit, the data bit, and the parity bit, must be odd.

Table 5. Serial Port Register Timing

Parameter	Description	Min	Typ	Max	Unit
$t_{DI, SETUP}$	Data to clock setup time	10			ns
$t_{DI, HOLD}$	Data to clock hold time	10			ns
$t_{CLK, HIGH}$	Clock high duration	40 to 60			%
$t_{CLK, LOW}$	Clock low duration	40 to 60			%
$t_{CLK, \overline{SEN}, SETUP}$	Clock to SEN setup time	30			ns
$t_{CLK, DOT}$	Clock to data out transition time			10	ns
$t_{CLK, DOV}$	Clock to data out valid time			10	ns
$t_{CLK, \overline{SEN}, INACTIVE}$	Clock to SEN inactive	20			ns
$t_{\overline{SEN}, INACTIVE}$	Inactive SEN (between two operations)	80			ns




Figure 68. Serial Port Register Timing Diagram

14106-079




Figure 69. Write Serial Port Timing Diagram

14106-080




Figure 70. Read Serial Port Timing Diagram

14106-081

APPLICATIONS INFORMATION

CARRIER FEEDTHROUGH NULLING

Carrier feedthrough results from minute dc offsets that occur on the differential baseband inputs. In an I/Q modulator, nonzero differential offsets mix with the LO and result in carrier feedthrough to the RF output. In addition to this effect, some of the signal power at the LO input couples directly to the RF output (this may be because of the bond wire to bond wire coupling or coupling through the silicon substrate). The net carrier feedthrough at the RF output is the vector combination of the signals that appear at the output because of these two effects. A TxDAC can externally accomplish carrier feedthrough nulling.

SIDEBAND SUPPRESSION OPTIMIZATION

Sideband results from gain and phase imperfections between the I and Q channels. Sideband also results from the quadrature error in generating the quadrature LO signals. Quadrature I and Q signals are constructed in the LO path, and the vector combination of these signals at the RF output results in suppression of the unwanted sideband. Deviation from perfect quadrature on these signals limits the amount of achievable sideband suppression.

The **ADRF6780** offers quadrature phase adjustment in the LO path quadrature signals. Make these adjustments through the **I_PATH_PHASE_ACCURACY** bits (Register 0x05, Bits[3:0]) and **Q_PATH_PHASE_ACCURACY** (Register 0x05, Bits[7:4]) bits to reject the unwanted sideband signal.

Figure 14 shows the level of unwanted sideband signal achievable from the **ADRF6780** across the **I_PATH_PHASE_ACCURACY** bits (Register 0x05, Bits[3:0]) and **Q_PATH_PHASE_ACCURACY** (Register 0x05, Bits[7:4]) bits.

If further optimization is needed, adjust the amplitude and phase externally through a TxDAC.

LINEARITY

The linearity in the **ADRF6780** can be optimized through the distortion cancellation circuit that is set up by the RDAC_LINEARIZE bits (Register 0x04, Bits[7:0]) SPI settings. The distortion cancellation circuit connects in parallel with the baseband signal path in such a way that the fundamental is minimally affected whereas the third-order portions cancel to some degree. Adjusting the value of the RDAC_LINEARIZE bits (Register 0x04, Bits[7:0]) changes the resistance value in the cancellation path by fine tuning the amount of third-order destructively added to the main signal path. It also serves as a form or predistortion for third-order impedance generated further down in the signal path.

Figure 16 and Figure 44 show the level of linearity improvement achievable across the **ADRF6780** RDAC_LINEARIZE bits.

ADC

The **ADRF6780** includes an ADC that connects to a detector. The user has an option to read the detector output from the detector output pin (VDET, Pin 1) or using the ADC from the

SPI. Figure 71 shows normal operation at I/Q mode, an RF output of 6.7 GHz, an I/Q input of 1 MHz, and a maximum gain. Figure 72 shows normal operation at IF mode and an RF output of 6.7 GHz, an IF input of 800 MHz, and a maximum gain.




Figure 71. ADC Detector Output and Detector Output Power, I/Q Mode




Figure 72. ADC Detector Output and Detector Output Power, IF Mode

The following procedure is to read back from the detector for the first time. For each subsequent readback, repeat Step 4 to Step 8. To read back from the detector using the ADC, take the following steps:

1. Set Bit 7 of Register 0x03 to 1 (DETECTOR_ENABLE).
2. Set Bit 1 of Register 0x06 to 1 (ADC_ENABLE). Write 0x02 to Register 0x06.
3. Set Bit 0 of Register 0x06 to 1 (ADC_CLOCK_ENABLE). Write 0x03 to Register 0x06.
4. Set Bit 2 of Register 0x06 to 1 (ADC_START). Write 0x07 to Register 0x06.
5. Wait approximately 200 μ s for the ADC to be ready.
6. Read back Bit 8 of Register 0x0C to 1 (ADC_STATUS). When the bit is high, proceed to Step 7.
7. Set Bit 2 of Register 0x06 to 0 (ADC_START).
8. Read back Bits[7:0] of Register 0x0C for the ADC value (ADC_VALUE).

To disable the ADC, disable the ADC_CLOCK_ENABLE, ADC_ENABLE, and ADC_START bits.

WIDE FREQUENCY PERFORMANCE

Figure 73 and Figure 74 show the typical performance of the ADRF6780 when using values outside of the RF output frequency range. It is important to understand that this performance is typical and not guaranteed.

Figure 73 was tested in I/Q mode with an RF output frequency of 1 GHz to 31 GHz. The LO input frequency was switched to LO $\times 2$ doubler mode above 14 GHz.

Figure 74 was tested in IF mode with an RF output frequency of 1 GHz to 31 GHz. The LO input frequency was switched to LO $\times 2$ doubler mode above 14 GHz.




Figure 73. Output Power (P_{out}) vs. RF Frequency (f_{rf}) in I/Q Mode at the Maximum Gain Setting, BB I/Q Amplitude = -15 dBm




Figure 74. Output Power (P_{out}) vs. RF Frequency (f_{rf}) in IF Mode at the Maximum Gain Setting, IF Amplitude = -12 dBm

LO Path $\times 1$, $\times 2$ Full Range

Figure 75 shows the typical performance of the ADRF6780 when the LO input frequency is used within the full frequency range. It is important to understand that this performance is typical and not guaranteed.

Figure 75 was tested with the LO path set to $\times 1$ mode and $\times 2$ mode with a 5.9 GHz to 23.6 GHz frequency range in I/Q mode. It is recommended to switch to LO $\times 2$ doubler mode above 14 GHz to achieve better performance out of the device.




Figure 75. LO $\times 1$ Mode and LO $\times 2$ Mode, Output Power (P_{out}) vs. RF Frequency (f_{rf}) in I/Q Mode at the Maximum Gain Setting, BB I/Q Amplitude = -15 dBm.

LAYOUT

Solder the exposed pad on the underside of the ADRF6780 to a low thermal and electrical impedance ground plane. This pad is typically soldered to an exposed opening in the solder mask on the evaluation board. Connect these ground vias to all other ground layers on the evaluation board to maximize heat dissipation from the device package.




Figure 76. Evaluation Board Layout for the ADRF6780 Package

LO INPUT DRIVEN DIFFERENTIAL vs. SINGLE ENDED

This section provides performance measurements that compare the ADRF6780 using a differential LO input vs. a single-ended LO input. When the device uses a single-ended configuration, LOIP drives while LOIN terminates to $50\ \Omega$.

The subharmonic measurement compares the two settings. The LO input was set to doubler mode ($\times 2$) at a LO frequency of 9 GHz, and the I/Q mode was set with a 10 MHz sine wave. Table 6 represents the output frequencies of the upper sideband, the lower sideband, and the LO leakage at the fundamental output as well as the subharmonic output frequency at a maximum gain.

Table 6. LO Single-Ended vs. Differential Configuration Performance

Mode	LO Input Power (dBm)	Fundamental Output			Subharmonic Output		
		Wanted Upper Sideband, LO – I/Q (dBm)	Unwanted Lower Sideband, LO + I/Q (dBm)	LO Leakage (dBm)	Unwanted Upper Sideband, LO/2 – I/Q (dBm)	Unwanted Lower Sideband, LO/2 + I/Q (dBm)	LO/2 Leakage (dBm)
Single Ended	-10	-2.20	-28.83	-32.36	-16.26	-32.85	-36.16
	-6	-2.09	-25.15	-33.22	-18.01	-35.78	-35.46
	0	-1.94	-28.36	-38.08	-22.83	-42.97	-41.50
	+6	-2.01	-28.36	-42.58	-20.17	-39.80	-38.08
Differential	-10	-1.84	-24.96	-43.49	-29.66	-51.54	-45.85
	-6	-1.85	-27.19	-38.86	-33.18	-51.25	-47.12
	0	-1.84	-29.46	-37.84	-38.04	-56.50	-58.25
	+6	-1.85	-29.55	-37.70	-40.08	-58.46	-60.16

Gain, third-order intermodulation distortion (IMD3), and sideband rejection are also measured. RF frequencies from 5 GHz to 13 GHz are produced in LO $\times 1$ mode, while LO $\times 2$ mode produced RF frequencies from 14 GHz to 25 GHz. In both differential (Figure 77 to Figure 79) and single-ended (Figure 80 to Figure 82) configurations, the total LO power was swept from -10 dBm to $+6$ dBm. In differential mode, the amplitude was the sum of the LOIP and LOIN inputs.




Figure 77. LO Differential Input, Output Power (P_{out}) vs. RF Frequency (f_{RF}) at Three Gain Settings for Various LO Inputs,
BB I/Q Amplitude = -15 dBm




Figure 80. LO Single-Ended Input, Output Power (P_{out}) vs. RF Frequency (f_{RF}) at Three Gain Settings for Various LO Inputs,
BB I/Q Amplitude = -15 dBm




Figure 78. LO Differential Input, Third-Order Intermodulation Distortion (IMD3) vs.
RF Frequency (f_{RF}) at a 10 dB Gain Setting ($P_{out} \approx -5$ dBm per Tone)




Figure 81. LO Single-Ended Input, Third-Order Intermodulation Distortion (IMD3)
vs. RF Frequency (f_{RF}) at a 10 dB Gain Setting ($P_{out} \approx -5$ dBm per Tone)




Figure 79. LO Differential Input, Sideband Suppression vs. RF Frequency (f_{RF})
Before Nulling




Figure 82. LO Single-Ended Input, Sideband Suppression vs. RF Frequency
(f_{RF}) Before Nulling

REGISTER SUMMARY

Table 7. Register Summary

Hex Addr	Name	Bits	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8				
			Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W		
0x00	Control	[15:8]	PARITY_EN	SOFT_RESET	RESERVED			CHIP_ID[7:4]				0x0075	R/W	
		[7:0]	CHIP_ID[3:0]				CHIP_REVISION							
0x01	ALARM_READBACK	[15:8]	PARITY_ERROR	TOO_FEW_ERRORS	TOO_MANY_ERRORS	ADDRESS_RANGE_ERROR	RESERVED				0x0000	R		
		[7:0]	RESERVED				RESERVED							
0x02	ALARM_MASK	[15:8]	PARITY_ERROR_MASK	TOO_FEW_ERRORS_MASK	TOO_MANY_ERRORS_MASK	ADDRESS_RANGE_ERROR_MASK	RESERVED				0xFFFF	R/W		
		[7:0]	RESERVED				RESERVED							
0x03	Enable	[15:8]	RESERVED							VGA_BUFFER_ENABLE	0x0157	R/W		
		[7:0]	DETECTOR_ENABLE	LO_BUFFER_ENABLE	IF_MODE_ENABLE	IQ_MODE_ENABLE	LO_X2_ENABLE	LO_PPF_ENABLE	LO_ENABLE	UC_BIAS_ENABLE				
0x04	Linearize	[15:8]	RESERVED							RDAC_LINEARIZE		0x0080	R/W	
		[7:0]	RDAC_LINEARIZE							RDAC_LINEARIZE				
0x05	LO_PATH	[15:8]	RESERVED				LO_SIDEband	RESERVED			0x0000	R/W		
		[7:0]	Q_PATH_PHASE_ACCURACY				I_PATH_PHASE_ACCURACY							
0x06	ADC_CONTROL	[15:8]	RESERVED							0x0000	R/W			
		[7:0]	RESERVED				VDET_OUTPUT_SELECT	ADC_START	ADC_ENABLE	ADC_CLOCK_ENABLE				
0x0C	ADC_OUTPUT	[15:8]	RESERVED							ADC_STATUS	0x0010	R		
		[7:0]	ADC_VALUE							ADC_STATUS				

REGISTER DETAILS: WIDEBAND UPCONVERTER

CONTROL REGISTER

Address: 0x00, **Reset:** 0x0075, **Name:** Control




Table 8. Bit Descriptions for Control

Bits	Bit Name	Settings	Description	Reset	Access
15	PARITY_EN		Enable the Parity for Write Execution	0x0	R/W
14	SOFT_RESET		SPI Soft Reset (SPI Soft Reset is Not Self-Reset)	0x0	W
[13:12]	RESERVED		Reserved	0x0	R/W
[11:4]	CHIP_ID		Chip ID	0x7	R
[3:0]	CHIP_REVISION		Chip Revision	0x5	R

ALARM_READBACK REGISTER

Address: 0x01, **Reset:** 0x0000, **Name:** ALARM_READBACK






Table 9. Bit Descriptions for ALARM_READBACK


Bits	Bit Name	Settings	Description	Reset	Access
15	PARITY_ERROR		Parity Error	0x0	R
14	TOO_FEW_ERRORS		Too Few Errors	0x0	R
13	TOO_MANY_ERRORS		Too Many Errors	0x0	R
12	ADDRESS_RANGE_ERROR		Address Range Error	0x0	R
[11:0]	RESERVED		Reserved	0x0	R

ALARM_MASK REGISTER**Address: 0x02, Reset: 0xFFFF, Name: ALARM_MASK****Table 10. Bit Descriptions for ALARM_MASK**


Bits	Bit Name	Settings	Description	Reset	Access
15	PARITY_ERROR_MASK		Parity Error Mask—Enable the Alarm Output Pin	0x1	R/W
14	TOO_FEW_ERRORS_MASK		Too Few Errors Mask—Enable the Alarm Output Pin	0x1	R/W
13	TOO_MANY_ERRORS_MASK		Too Many Errors Mask—Enable the Alarm Output Pin	0x1	R/W
12	ADDRESS_RANGE_ERROR_MASK		Address Range Error Mask—Enable the Alarm Output Pin	0x1	R/W
[11:0]	RESERVED		Reserved	0xFFFF	R/W

ENABLE REGISTER**Address: 0x03, Reset: 0x0157, Name: Enable****Table 11. Bit Descriptions for Enable**


Bits	Bit Name	Settings	Description	Reset	Access
[15:9]	RESERVED		Reserved	0x0	R/W
8	VGA_BUFFER_ENABLE		VGA Buffer Enable	0x1	R/W
7	DETECTOR_ENABLE		Detector Enable	0x0	R/W
6	LO_BUFFER_ENABLE		LO Buffer Enable	0x1	R/W
5	IF_MODE_ENABLE		IF Mode Enable	0x0	R/W
4	IQ_MODE_ENABLE		IQ Mode Enable	0x1	R/W
3	LO_X2_ENABLE		LO x2 Enable	0x0	R/W
2	LO_X4_ENABLE		LO x4 Enable	0x1	R/W
1	LO_ENABLE		LO Enable	0x1	R/W
0	UC_BIAS_ENABLE		UC Bias Enable	0x1	R/W

LINEARIZE REGISTER**Address: 0x04, Reset: 0x0080, Name: Linearize****Table 12. Bit Descriptions for Linearize**


Bits	Bit Name	Settings	Description	Reset	Access
[15:8]	RESERVED		Reserved	0x0	R/W
[7:0]	RDAC_LINEARIZE		RDAC 8 Bits: for IMD Performance Improvement (0 to 255)	0x80	R/W

LO_PATH REGISTER**Address: 0x05, Reset: 0x0000, Name: LO_PATH****Table 13. Bit Descriptions for LO_PATH**

Bits	Bit Name	Settings	Description	Reset	Access
[15:11]	RESERVED		Reserved	0x0	R/W
10	LO_SIDEBOARD		Switch to the Other LO Sideband	0x0	R/W
[9:8]	RESERVED		Reserved	0x0	R/W
[7:4]	I_PATH_PHASE_ACCURACY		CDAC for I Path Phase Accuracy	0x0	R/W
[3:0]	Q_PATH_PHASE_ACCURACY		CDAC for Q Path Phase Accuracy	0x0	R/W

ADC_CONTROL REGISTER**Address: 0x06, Reset: 0x0000, Name: ADC_CONTROL****Table 14. Bit Descriptions for ADC_CONTROL**


Bits	Bit Name	Settings	Description	Reset	Access
[15:4]	RESERVED		Reserved	0x0	R/W
3	VDET_OUTPUT_SELECT	0 1	VDET Output Pin Select VDET Output Select Disable VDET Output Select Enable	0x0	R/W
2	ADC_START	0 1	ADC Fall Edge to Start ADC Conversion Write High Then Low ADC Conversion Activated at Falling Edge Set ADC conversion control High	0x0	R/W
1	ADC_ENABLE	0 1	ADC Enable and Comparator On Disable Enable	0x0	R/W
0	ADC_CLOCK_ENABLE	0 1	ADC Clock Enable Disable Enable	0x0	R/W

ADC_OUTPUT REGISTER**Address: 0x0C, Reset: 0x0010, Name: ADC_OUTPUT****Table 15. Bit Descriptions for ADC_OUTPUT**

Bits	Bit Name	Settings	Description	Reset	Access
[15:9]	RESERVED		Reserved	0x0	R/W
8	ADC_STATUS	0 1	ADC Busy Busy Ready	0x0	R
[7:0]	ADC_VALUE		Detector ADC 8-Bit Output	0x0	R

BASIC CONNECTIONS FOR OPERATION

Figure 83 to Figure 85 show the basic connections for operating the ADRF6780 as it is implemented on the evaluation board of the device.



NOTES
1. WHEN THE IF MODE IS SET, REMOVE THE 0Ω R10 TO R13 RESISTORS FROM THE IQ LINES.

Figure 83. ADRF6780 Evaluation Board Schematic Page 1

Data Sheet

ADRF6780




Figure 84. [ADRF6780 Evaluation Board Schematic Page 2](#)

14106-101





Figure 85. ADRF6780 Evaluation Board Schematic Page 3

Table 16. Evaluation Board Configuration Options

Component	Function	Default Condition
VPLO3.3V, VPDT5V, VPRF5V, VPBB3.3V, VPBI3.3V, 1P8V, AGND	Power supplies and ground	Not applicable
LOIN, LOIP, VDET, RFON, RFOP, BBIN, BBIP, BBQN, BBQN, IFIN, IFIP, VATT	Data and clock	Not applicable
SCLK, SDIN, SENB, SDTO	SPI	Not applicable
R2 to R5	33 Ω series resistors for SPI pins	R2, R3, R4, R5 = 33 Ω (0402)
5V, 3.3V, 3.3V_6780, 1.8V, VDET, ALMB, VATT, GND1 to GND2	Test points	Not applicable
PWDN	Power-down function	Apply 1.8 V on PWDN (Pin 2) jumper to power down the device
R1, R9, R14, R15, R17 to R20, XR2, XR6	Shorts or power supply decoupling resistors	R1, R9, R17, R18, R19 = 0 Ω (0402), R8 = 5.1 kΩ (0402), R15 = 100 kΩ (0402), R14, R20 = 0 Ω (0402), XR2 = 10 kΩ (0603), XR6 = 80.6 Ω (1206)
R6, R7, R16, R22	Pull-up or pull-down resistors	R6, R7, R22 = 10 kΩ (0603), R16 = 100 kΩ (0402)
C1 to C4, C6 to C11, C13 to C15, C17, C20, C22, C23, C26, C28, C31, C33, C36, C38 to C40, C42 to C51, XC12, XC4 to XC8, C140, C141	The capacitors provide the required decoupling of the supply related pins	XC4, C45 = 10 μF (3216), XC12 = 10 μF (0603), C42, C44, C46, C48, C49, C51 = 4.7 μF (0603), C1, C2, C4, C8, C22, C28, C39, C40 = 0.1 μF (0603), XC5, XC6, XC7, XC8 = 0.1 μF (0402), C3, C6, C10, C13, C20, C26, C36, C38 = 4.7 nF (0402), C43, C47, C50 = 1000 pF (0603), C9, C11, C14, C15, C17, C23, C31, C33 = 33 pF (0402), C7 = 10 pF (0402), C140, C141 = 0.1 μF (0603)
R10 to R13	Remove resistors when using IF inputs (IF mode)	R10, R11, R12, R13 = 0 Ω (0201)
R23 to R26	Resistors provide a broadband 50 Ω termination for baseband input data	R23, R24, R25, R26 = 49.9 Ω (0402)
C5, C41	AC coupling capacitors	C5, C41 = 100 pF (0402)
C21	CS decoupling resistor	C21 = 100 pF (0402)
C12, C16, C18, C19, C24, C25, C27, C29, C30, C32, C34, C35, C37, R21	Do not install (DNI)	C16, C24, C34, C35 = 0402, C27, C37, R21 = 0603, C12, C18, C19, C25 = 0402, C29, C30, C32 = 0402
XP1	Programming header	Not applicable
XP2	Mini USB connector	Connect the mini USB cable to XP2 to interface with the SPI
RSTB	Reset button	Click RSTB to reset the device
USB	Blue LED	LED is blue when the USB is connected to XP2, and the PC and the ADRF6780 evaluation board is powered on with a 5 V supply
XU1	Microcontroller	PIC18F24J50
U1	Level shifter	FXL4TD245BQX
U3 to U5	3.3 V and 1.8 V regulators	ADM7170 (U3) = 1.8 V regulator, ADM7172 (U4) = 3.3 V regulator, ADM7172 (U5) = 3.3 V regulator for ADRF6780
U2	AD5601 nanoDAC	Not applicable
DUT	ADRF6780, device under test	Not applicable

OUTLINE DIMENSIONS



PHG03030

03-17-2017-B

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADRF6780ACPZN	-40°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP]	CP-32-20
ADRF6780ACPZN-R2	-40°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP]	CP-32-20
ADRF6780ACPZN-R7	-40°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP]	CP-32-20
ADRF6780-EVALZ		Evaluation Board	

¹ Z = RoHS Compliant Part.