

MDE0420A400300BW	400 x 300	3-Wire SPI Interface	E-Ink Module
(MDE042A400300BW)		Specification	
Version: 1			
		Revision	
1 08	3/01/2018 Fir	st Issue.	

Display I	eatures		
Display Size	4.2"		
Resolution	400 x 300		
Orientation	Landscape		1
Appearance	Black, White		
Logic Voltage	3.3V		OHS
Interface	SPI		<b>oHS</b> ompliant
Touchscreen	N/A		omphant
Module Size	91.00 x 77.00 x 1.25 mm		
Operating Temperature	0°C ~ +50°C		
Pinout	24 - Way FFC	Box Quantity	Weight / Display
Pitch	0.5mm		

\* - For full design functionality, please use this specification in conjunction with the SSD1619A specification.(Provided Separately)

Disp	Display Accessories										
Part Number	Description										

Optional Variants									
Appearances	Voltage								

# **General Description**

MDE0420A400300BW is an Active Matrix Electrophoretic Display (AMEPD), with interface and a reference system design. The 4.2" active area contains 400×300 pixels, and has 1-bit B/W full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOM and border are supplied with each panel.

## Features

- •400×300 pixels display
- •White reflectance above 35%
- •Contrast ratio above 10:1
- •Ultra wide viewing angle
- •Ultra low power consumption
- •Pure reflective mode
- •Bi-stable display
- •Commercial temperature range
- •Landscape, portrait modes
- •Hard-coat antiglare display surface
- •Ultra Low current deep sleep mode
- •On chip display RAM
- •Low voltage detect for supply voltage
- High voltage ready detect for driving voltage
- •Internal temperature sensor
- •10-byte OTP space for module identification
- •Serial peripheral interface available
- •On-chip oscillator
- •On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- •I2C signal master interface to read external temperature sensor/ built-in temperature sensor

# Application

Electronic Shelf Label System

# **Mechanical Specifications**

Parameter	Specifications	Unit	Remark
Screen Size	4.2	Inch	
Display Resolution	400(H)×300(V)	Pixel	Dpi:119
Active Area	84.8(H)×63.6 (V)	mm	
Pixel Pitch	0.212×0.212	mm	
Pixel Configuration	Square		
Outline Dimension	91.00(H)× 77.00(V) × 1.25(D)	mm	
Weight	15±0.2	g	



Pin #	Single	Description	Remark
1	NC	No connection and do not connect with other NC pins NC	Keep Open
2	GDR	N-Channel MOSFET Gate Drive Control	
3	RESE	Current Sense Input for the Control Loop	
4	NC	No connection and do not connect with other NC pins	Keep Open
5	VSH2	Positive Source driving voltage	
6	TSCL	I2C Interface to digital temperature sensor Clock pin	
7	TSDA	I2C Interface to digital temperature sensor Date pin	
8	BS1	Bus selection pin	Note 6-5
9	BUSY	Busy state output pin	Note 6-4
10	RES #	Reset	Note 6-3
11	D/C #	Data /Command control pin	Note 6-2
12	CS #	Chip Select input pin	Note 6-1
13	SCL	serial clock pin (SPI)	
14	SDA	serial data pin (SPI)	
15	VDDIO	Power for interface logic pins	
16	VCI	Power Supply pin for the chip	supp
17	VSS	Ground	
18	VDD	Core logic power pin	
19	VPP	Power Supply for OTP Programming	
20	VSH1	Positive Source driving voltage	
21	VGH	Power Supply pin for Positive Gate driving voltage and VSH	
22	VSL	Negative Source driving voltage	
23	VGL	Power Supply pin for Negative Gate driving voltage, VCOM and VSL	
24	VCOM	VCOM driving voltage	

## Input/Output Terminals

Note 6-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication: only when CS# is pulled LOW.

Note 6-2: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data will be interpreted as data. When the pin is pulle set is active low. Note 6-4: This pin (BUSY) is Busy state output pin. When Busy is High the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC

will put Busy pin High when the driver IC is working such as:

- Outputting display waveform; or

- Communicating with digital temperature sensor

Note 6-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected.

# **MCU Interface**

#### 1. MCU Interface selection

The SSD1619A can support 3-wire/4-wire serial peripheral. In the SSD1619A, the MCU interface is pin selectable by BS1 shown in Table7-1.

Note

(1) L is connected to VSS

(2) H is connected to VDDIO

#### Table 7-1 : Interface pins assignment under different MCU interface

MCU Interface			Pin Name			
MCO Interface	BS1	RES#	CS#	D/C#	SCL	SDA
4-wire serial peripheral interface (SPI)	Connect to VSS	Required	Required	Required	SCL	SDA
3-wire serial peripheral interface (SPI) – 9 bits SPI	Connect to VDDIO	Required	Required	Connect to VSS	SCL	SDA

#### 2. MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#. The control pins status in 4-wire SPI in writing command/data is shown in Table 7-2 and the write procedure 4-wire SPI is shown in Table 7-2

	141	ne 7-2. Control p	ins status of .	will e 51 1
Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	$\uparrow$	Command bit	L	L
Write data	$\uparrow$	Data bit	Н	L

Table 7-2 : Control pins status of 4-wire SPI

Note:

(1) L is connected to VSS and H is connected to VDDIO

(2)  $\uparrow$  stands for rising edge of signal

(3) SDA( Write Mode) is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.



Figure 7-2 : Read procedure in 4-wire SPI mode

**3. MCU Serial Peripheral Interface (3-wire SPI)** The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table7-3. In the write operation, a 9-bit data will be shifted into the shift register on each clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or write data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. Table 7-3 shows the write procedure in 3-wire SPI

	Tab	ele 7-3 : Control pin	s status of 3-wir	e SPI
Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	<b>↑</b>	Command bit	Tie LOW	L
Write data	<b>↑</b>	Data bit	Tie LOW	L

Note:

(1) L is connected to VSS and H is connected to VDDIO

(2)  $\uparrow$  stands for rising edge of signal



Figure 7-3 : Write procedure in 3-wire SPI

In the read operation (Register 0x1B, 0x27, 0x2D, 0x2E, 0x2F, 0x35), SDA data are transferred in the unit of 9 bits. After CS# pull low, the first byte is command byte, the D/C# bit is as 0 and following with the register byte. After command byte send, the following byte(s) are data byte(s), with D/C# bit is 1. After D/C# bit sending from MCU, an 8-bit data will be shifted out on each clock falling edge. The serial data SDA bit shifting sequence is D7, D6, to D0 bit. Figure 7-4 shows the read procedure in 3-wire SPI.





# **COMMAND TABLE**

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	01	0	0	0	0	0	0	0	1	Driver Output	Set the number of gate. Setting for 300 gates is:
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	Control	Set A[8:0] = 12Bh
0	1	-	0	0	0	0	0	0	0	A8		Set $B[7:0] = 00h$
0	1	-	0	0	0	0	0	B2	B1	B0		
0	0	03	0	0	0	0	0	0	1	1	Gate Driving	Set Gate driving voltage.
0	1	-	0	0	0	A4	A3	A2	A1	A0	Voltage	A[4:0] = 15h [POR], VGH at 19V
0	0	04	0	0	0	0	0	1	0	0	Control Source	Set Source output voltage.
0	1	- 04	0 A7	0 A6	A5	A4	A3	1 A2	A1	A0	Driving	A[7:0] = 41h [POR], VSH1 at 15V
0	1	-	B7	B6	B5	B4	B3	B2	B1	B0	voltage	B[7:0] = A8h [POR], VSH2 at 5V
			C7	C6	C5	C4	C3	C2	C1	C0	Control	C[7:0] = 32h [POR], VSL at -15V
0	0	0C	0	0	0	0	1	1	0	0	Softstart	Set Softstart setting
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	Control	A[7:0] = 8Eh
			B7	B6	B5	B4	B3	B2	B1	B0		B[7:0] = 8Ch
			C7	C6	C5	C4	C3	C2	C1	C0		C[7:0] = 85h
			D7	D6	D5	D4	D3	D2	D1	D1		D[7:0] = 3Fh
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep	Deep Sleep mode Control
0	1	-	0	0	0	0	0	0	A1	A0	Mode	A[1:0] Description
												00 Normal Mode [POR]
												01 Enter Deep Sleep Mode1
0	0	11		0	0	1	0	0	0	1	D. C. F. J.	11 Enter Deep Sleep Mode2
0	0	11	0	0	0	1	0	0	0	1	Data Entry	Define data entry sequence. $A[2,0] = 2h$ [DOD]
0	1	-	0	0	0	0	0	A2	A1	A0	mode setting	A[2:0] = 3h [POR], A [1:0] = ID[1:0]
											setting	Address automatic increment / decrement
												setting
												The setting of incrementing or decrementing of the
												address counter can be made independently in each
												upper and lower bit of the address.
												00 – Y decrement, X decrement,
												01 – Y decrement, X increment,
											C I	10 - Y increment, X decrement,
			C F	$\sim 100$	$\cap$	$\cap$		$\mathbf{m}$	a		TACT	11 - Y increment, X increment [POR]
				$\sim$	9							A[2] = AM
												Set the direction in which the address counter is
												updated automatically after data is written to the
												RAM.
												When $AM=0$ , the address counter is updated in the
												X direction. [POR]
												When $AM = 1$ , the address counter is updated in the V direction
0	0	12	0	0	0	1	0	0	1	0	SW RESET	Y direction. It resets the commands and parameters to
U	0	12	0	0	0	1	0	0	1	0	SW RESET	their S/W Reset default values except
												R10h-Deep Sleep Mode
												During operation, BUSY pad will output high.
												Note: RAM are unaffected by this command.
0	0	14	0	0	0	1	0	1	0	0	HV Ready	HV ready detection
											Detection	
												The command required CLKEN=1 and
												ANALOGEN=1
												Refer to Register 0x22 for detail.
												After this command initiated, HV Ready detection
												starts.
												BUSY pad will output high during detection. The detection result can be read from the Status Bit
												Read (Command 0x2F).
<u> </u>		I						1	1			iceau (Commanu 0x21).

<b>R/W</b> #	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	15	0	0	0	1	0	1	0	1	VCI	A[2:0] = 100 [POR], Detect level at 2.3V
0	1		0	0	0	0	0	A2	A1	A0	Detection	A[2:0] : VCI level Detect
												A[2:0] VCI level
												011 2.2V 100 2.3V
												100 2.3V 101 2.4V
												110 2.5V
												111 2.6V Other NA
												The command required CLKEN=1 and
												_
												ANALOGEN=1
												Refer to Register 0x22 for detail.
												After this command initiated, VCI detection starts.
												BUSY pad will output high during detection.
												The detection result can be read from the Status Bit
												Read (Command 0x2F).
0	0	18	0	0	0	1	1	0	0	0	Temperature	Temperature Sensor Selection
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	sensor control	A[7:0] = 48h [POR], external temperature sensor
	0	1.4	0	0	0	1	1	0	1	0	T ·	A[7:0] = 80h Internal temperature sensor
0	0	1A -	0 A11	0 A10	0 A9	1 A8	1 A7	0 A6	1 A5	0 A4	Temperature Sensor	Write to temperature register. A[11:0] =7FFH[POR]
0	1		All A3	A10 A2	A9 A1	A8 A0	A7 0	A6	A5 0	A4 0	Control	A[11.V]=/ITH[IOK]
0	1	-	AS	A2	AI	A0	U		0	0	(Write to	
											temperature	
											register)	
0	0	1B	0	0	0	1	1	0	1	1	Temperature	Read from temperature register.
1	1	-	A11	A10	A9	A8	A7 0	A6 0	A5 0	A4 0	Sensor Control (Read	
I	I	-	A3	A2	A1	A0	0	0	0	0	from	
											temperature	
											register)	
0	0	20	0	0	1	0	0	0	0	0	Master	Activate Display Update Sequence.
										0	Activation	The Display Update Sequence Option is
		(		SIC	1 m			$n \geq$	n		actu	located at R22h
											u u u u	BUSY pad will output high during operation.
												User should not interrupt this operation to avoid
												corruption of panel images.
0	0	21	0	0	1	0	0	0	0	1	Display	RAM content option for Display Update
0	1	-	A7	A6	A5	A4	A3	A2	<b>A</b> 1	A0	Update	A[7:0] = 00h [POR]
											Control 1	A[7:4] Red RAM option
												0000 Normal
												0100 Bypass RAM content as 0
												1000 Inverse RAM content
												A[3:0] BW RAM option
												0000 Normal
												0100 Bypass RAM content as 0
												1000 Inverse RAM content

<b>R/W</b> #	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0 1	- 22	0 A7	0 A6	1 A5	0 A4	0 A3	0 A2	1 A1	0 A0	Display Update Control 2	Display Update Sequence Option: Enable the stage for Master Activation A[7:0]=FFh (POR)
												Paramete (in Hex)
												Enable Clock Signal, Then Enable Analog Then DISPLAY for display mode 1 C7 Then Disable Analog Then Disable OSC
												Load LUT from OTP     Enable Clock Signal,     Then Load LUT for display mode 1     Then Disable OSC
												Load TS and then Load LUTfrom OTPEnable Clock Signal,Then Load TSThen Load LUT for display mode 1Then Disable OSC
												Paramete
												Image: Clock Signal, Then Enable Clock Signal, Then DISPLAY for display mode 2(in Hex)Then DISPLAY for display mode 2CFThen Disable Analog Then Disable OSCCF
												Load LUT from OTP Enable Clock Signal, Then Load LUT for display mode 2 Then Disable OSC
		(	de	Sig	jn	•		ПЭ	n	uf	actu	Load TS and then Load LUTfrom OTPEnable Clock Signal,Then Load TSThen Load LUT for display mode 2Then Disable OSC
0	0	24	0	0	1	0	0	1	0	0	Write RAM(BW)	After this command, data entries will be written into the RAM until another command is written. Address pointers will advance accordingly. For Write pixel: Content of Write RAM(BW)=1 For Black pixel: Content of Write RAM(BW)=0
0	0	26	0	0	1	0	0	1	1	0	Write RAM(RED)	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly For Red pixel: Content of Write RAM(RED)=1 For non-Red pixel[Black or White]: Content of Write RAM(RED)=0
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the MCU bus will fetch data from RAM [According to parameter of Register 41h to select reading RAM(BW) / RAM(RED)], until another command is written. Address pointers will advance accordingly. The 1st byte of data read is dummy data.

<b>R/W</b> #	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Description			
0	0	2B	0	0	1	0	1	0	1	1	ACVCOM	Set following values when ACVCOM is used, it will not			
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	setting	affect DCVCOM			
0	1	-	<b>B</b> 7	<b>B</b> 6	<b>B</b> 5	B4	B3	B2	<b>B</b> 1	B0		A[7:0] = 04h			
			_	_					_			B[7:0] = 63h			
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM	Write VCOM register from MCU interface			
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	register	A[7:0]=00h[POR]			
												A[7:0] VCOM (V) A[7:0] VCOM (V)			
												08h -0.2 44h -1.7			
												0Bh   -0.3   48h   -1.8     10h   -0.4   4Bh   -1.9			
												$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			
												$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			
												$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			
												$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			
												2411 -0.9 5111 -2.4 28h -1 64h -2.5			
												$\begin{array}{c c c c c c c c c c c c c c c c c c c $			
												2Fh -1.2 6Ch -2.7			
												34h -1.3 6Fh -2.8			
												37h -1.4 73h -2.9			
												3Ch -1.5 78h -3			
												40h -1.6 Other NA			
0	0	2D	0	0	1	0	1	1	0	1	OTP Register	Read Register stored in OTP:			
0	1		<b>A</b> 7	A6	A5	A4	A3	A2	Aı	A0	Read	1. A[7:0]~ B[7:0]: VCOM Information			
												2. C[7:0]~F[7:0]: Display Mode			
0	1		H7	H6	H5	H4	H3	H2	Hı	H0		3. G[7:0]~H[7:0]: Module ID/ Waveform Version			
												[2bytes]			
0	0	2E	0	0	1	0	1	1	1	0	User ID read	Read 10 Byte User ID stored in OTP:			
0	1		A7	A6	A5	A4	A3	A2	A1	A0		A[7:0]]~J[7:0]: UserID (R38, Byte A and			
							_					Byte J) [10 bytes]			
0	1		<b>J</b> 7	J6	J5	J4	J3	J2	J1	Jo					
0	0	2F	0	0	1	0	1	0	0	1	Status Bit Read	Read IC status Bit [POR 0x21]			
1	1	-	0	0	0	A4	0	0	A1	A0		A[5]: HV Ready Detection flag [POR=1]			
0	1	-	0	0	0	0	A3	A2	<b>A</b> 1	A0		0: Ready 1: Not Ready			
					$\supset$ 1	41					IUIAU	A[4]: VCI Detection flag [POR=0]			
						$\sim$						0: Normal			
												1: VCI lower than the Detect level			
												A[3]: [POR=0]			
												A[2]: Busy flag [POR=0]			
												0: Normal			
												1: BUSY			
												A[1:0]: Chip ID [POR=01]			
												Remark:			
												A[5] and A[4] status are not valid after RESET, they			
												need to be initiated by command 0x14 and command			
												0x15 respectively.			

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description			
0	0	32	0	0	1	1	0	0	1	0	Write LUT	Write LUT register from MCU interface [70 bytes]			
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	register	(excluding the analog setting and frame setting)			
0	1	-	<b>B</b> 7	B6	B5	B4	B3	B2	B1	B0					
0	1	-	:	:	:	:	:	:	:	:					
0	0	36	. 0	. 0	1	. 1	.0	. 1	. 1	.0	Program OTP	Program OTP for User ID [R38h]			
			-				-			-					
												The command required CLKEN=1.			
												Refer to Register 0x22 for detail. BUSY pad will output high during			
												operation			
0	0	38	0	0	1	1	1	0	0	0	Write Register	Write Register for User ID			
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	for User ID	A[7:0]]~J[7:0]: UserID [10 bytes]			
1	1		J7	 J6	. 15	J4	J3	J2	J1	JO					
1	1 0	39	0	0	J5 1	1 1	1	0	0	1	OTP program	OTP program mode			
0	1	-	0	0	0	0	0	0	Al	A0	mode	A[1:0] = 11: for OTP programming			
												Remark: User is required to EXACTLY follow the			
0	0	3A	0	0	1	1	1	0	1	0	Set dummy line	reference code sequences Set A[7:0] = 2Ch			
0	1	-	0	A6	A5	A4	A3	A2	Al	A0	period	Set A[7.0] Zen			
0	0	3B	0	0	1	1	1	0	1	1	Set Gate line	$\operatorname{Set} A[3:0] = 0 \operatorname{Ah}$			
0	1	-	0	0	0	0	A3	A2	A1	A0	width				
0	0	3C	0 A7	0 A6	1 A5	1 A4	1	1	0 A1	0 A0	Border Waveform	Select border waveform for VBD			
0	1	-	A/	Ao	AS	A4	0	0	AI	Au	Control	A [7:6] Select VBD			
												A[7:6] Select VBD as			
												00[POR] GS Transition Define			
												A[1:0]			
												01 Fix Level Define A			
												[5:4]			
				~								10 VCOM			
				9	S					d	nuiac	11 HIZ			
						$\sim$						A [5:4] Fix Level Setting for VBD			
												A[5:4] VBD level			
												00[POR] VSS			
												01 VSH1			
												10 VSL			
												10 VSE 11 VSH2			
												11 V3112			
												A[1:0]) GS Transition setting for VPD			
												A[1:0]) GS Transition setting for VBD			
												A[1:0] VBD Transition			
												00 [POR] LUT0			
												01 LUT1			
												10 LUT2			
												11 LUT3			

<b>R/W</b> #	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Description
0	0	41	0	1	0	0	0	0	1	0	Read RAM	Read RAM Option
0	1	-	0	0	0	0	0	0	0	A0	Option	A[0]=0 [POR]
												0 : Read RAM corresponding to 24h
												1 : Read RAM corresponding to 26h
0	0	44	0	1	0	0	0	1	0	0	Set RAM X -	Specify the start/end positions of the
0	1	-	0	0	0	A4	A3	A2	A1	A0	address	window address in the X direction by an
0	1	-	0	0	0	B4	B3	B2	B1	B0	Start / End	address unit
											position	A[4:0] = 00h
												B[4:0] = 31h
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y-	Specify the start/end positions of the
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	address	window address in the Y direction by an
0	1		0	0	0	0	0	0	0	A8	Start / End	address unit
0	1	-	<b>B</b> 7	B6	B5	B4	B3	B2	B1	B0	position	A[7:0] = 12Bh
0	1		0	0	0	0	0	0	0	B8		B[7:0] = 0000h
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X -	Make initial settings for the RAM X address in the
0	1	-	0	0	0	A4	A3	A2	A1	A0	address	address counter (AC) $A[4:0] = 00h$
											counter	
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y -	Make initial settings for the RAM Y address in the
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	address	address counter (AC) $A[8:0] = 12Bh$
			0	0	0	0	0	0	0	A8	counter	
0	0	74	0	1	1	1	0	1	0	0	Set Analog	A[7:0] = 54h
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	$A_4$	٨	A <sub>2</sub>	A	A <sub>0</sub>	Block	
0	1		$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$		
							6.4				control	
0	0	7E	0	1	1	1	1	1	1	0	Set Digital	A[7:0] = 3Bh
0	1		A <sub>7</sub>	$A_6$	A <sub>5</sub>	$A_4$	A <sub>3</sub>	A <sub>2</sub>	A	$A_0$	Block	
5	1		11/	1 10	115	1 14	1 13	112		1 10		
											control	

design • manufacture • supply

# **Reference Circuit**

CON 24Pin

	1	NC
NC		GDR
GDR	2	RESE
RESE	4	NC
NC	5	VSH2
VSH2	6	TSCL
TSCL	7	TSDA
TSDA	8	BS1
BS1	9	BUSY
BUSY	10	RES#
RES#	11	D/C#
D/C#	12	CS#
CS#	13	SCL
SCL	14	SDA
SDA VDDIO	15	VDDIO
VDDIO	16	VCI
VSS	17	VSS
VDD	18	VDD
VPP	19	VPP
VSH1	20	VSH1
VGH	21	VGH
VSL	22	VSL
VGL	23	VGL
VCOM	24	VCOM
1COM		



Figure. 9-1



Figure. 9-2

# Absolute Maximum Rating

Symbol	Parameter	Rating	Unit
VCI	Logic supply voltage	-0.5 to +6.0	V
TOPR	Operation temperature range	0 to 50	°C
TSTG	Storage temperature range	-25 to 60	°C

# **DC CHARACTERISTICS**

The following specifications apply for: VSS=0V, VCI=3.3V,  $T_{OPR}$ =25°C.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
		Condition	IVIIII.	Typ.	IVIAX.	Umt
VCI	VCI operation voltage	-	2.2	3.3	3.7	V
VIH	High level input voltage	Digital input pins	0.8VDDIO	-	-	V
VIL	Low level input voltage	Digital input pins	-		0.2VDDIO	V
VOH	High level output voltage	IOH = -100uA	0.9VDDIO	-	-	V
VOL	Low level output voltage	IOL = 100uA	-		0.1VDDIO	V
Iupdate	Module operating current	-	-	7	-	mA
Isleep	Deep sleep mode	VCI=3.3V	-	0.73	-	uA

- The Typical power consumption is measured using associated 25°C waveform with following

pattern transition: from horizontal scan pattern to vertical scan pattern. (Note 11-1)

- The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Midas  $\ .$ 

- Vcom value will be OTP before in factory or present on the label sticker.

Note 11-1

The Typical power consumption



## **AC Characteristics**

The following specifications apply for: VDDIO - VSS = 2.2V to 3.7V, TOPR =  $25^{\circ}C$ 

Symbol	Parameter	Min	Тур	Max	Unit
fSCL	SCL frequency (Write Mode)			20	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	20			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	20			ns
tCSHIGH	Time CS# has to remain high between two transfers	100			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	25			ns
tSCLLOW	Part of the clock period where SCL has to remain low	25			ns
tSISU	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tSIHLD	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns
Read mode					
Symbol	Parameter	Min	Тур	Max	Unit
fSCL	SCL frequency (Read Mode)			2.5	MHz
		100			ns
tCSSU	Time CS# has to be low before the first rising edge of SCLK	100			
	Time CS# has to be low before the first rising edge of SCLK Time CS# has to remain low after the last falling edge of SCLK	50			ns
tCSSU tCSHLD tCSHIGH					ns ns
tCSHLD tCSHIGH	Time CS# has to remain low after the last falling edge of SCLK	50			-
tCSHLD tCSHIGH tSCLHIGH	Time CS# has to remain low after the last falling edge of SCLK   Time CS# has to remain high between two transfers	50 250			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK   Time CS# has to remain high between two transfers   Part of the clock period where SCL has to remain high	50 250 180	50		ns ns

Note: All timings are based on 20% to 80% of VDDIO-VSS

#### Figure 12-2: SPI timing diagram



#### **13.** Power Consumption

Parameter	Symbol	Conditions	ТҮР	Max	Unit	Remark
Panel power consumption during update	-	25°C	25	-	mAs	-
Deep sleep mode	-	25°C	0.73	-	uA	-

<b>Typical Op</b>	eratingSequence
-------------------	-----------------

Sequence	Action by	Command	Action Description	Remark
1	User	-	Power on (VCI supply);	-
	User	-	HW Reset	-
	IC		After HW reset, the IC will be ready for	
	IC.	-	command input	-
	User	C 12	Command: SW Reset	
2			After SW reset, the IC will have	
	IC		Registers load with POR value	BUSY = H
	IC.	-	VCOM register loaded with OTP value	возт – п
			IC enter idle mode	
	User	-	Wait until BUSY = L	-
	-	-	Send initial code to driver including setting of	-
	User	C 74	Commond: Set Analog Plack Control	
	User	D 54	Command: Set Analog Block Control	-
	User	С 7Е	Command: Set Digital Block Control	
	USEI	D 3B	Command. Set Digital Block Control	-
3	User	C 0C	Command: Set Softstart setting	-
5	User	C 2B	Command: ACVCOM setting	
	User	C 01	Command: Driver Output Control	
			(MUX, Source gate scanning direction)	
	User	C 3A	Command: Set dummy line period	-
	User	C 3B	Command: Set Gate line width	-
	User	C 3C	Command: Border waveform control	_
	-	-	Data operations for Black White	-
	User	C 11	Command: Data Entry mode setting	-
	User	C 44	Command: RAM X address start /end position	-
4	User	C 45	Command: RAM Y address start /end position	-
	User	C 4E	Command: RAM X address counter	-
	User	C 4F	Command: RAM Y address counter	-
	User	C 24	Command: write BW RAM	-
	-	-	Ram Content for Display	-
	-	-	Data operations for RED	-
	User	C 11	Command: Data Entry mode setting	-
	User	C 44	Command: RAM X address start /end position	-
5	User	C 45	Command: RAM Y address start /end position	-
	User	C 4E	Command: RAM X address counter	-
	User	C 4F	Command: RAM Y address counter	-
	User	C 26	Command: write RED RAM	-
	Lines	C 22	Ram Content for Display	-
(	User	C 22	Command: Display Update Control 2	DUGV H
6	User	C 20	Command: Master Activation	BUSY=H
	IC	-	Booster and regulators turn on	

# **1. Normal Operation Flow**

	IC - IC - IC -		Load LUT register with corresponding waveform setting stored in OTP)	
			Send output waveform according RAM content and LUT.	
			Booster and Regulators turn off	
	IC	-	Back to idle mode	
	User	-	Wait until BUSY = L	-
7	User	-	IC power off;	-

# **Optical characteristics**

# 1. Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

							T=25℃
SYMBOL	PARAMETER	CONDITIO NS	MIN	ТҮРЕ	MAX	UNIT	Note
R	Reflectance	White	30	35	-	%	Note 15-1
Gn	2Grey Level	-	-	DS+(WS-DS)×n(m-1)	-	L*	-
CR	Contrast Ratio	indoor	-	10	-	-	-
Panel's life	-	0°C~50°C		5years or 1000000 times	-	-	Note 15-2

WS: White state, DS : Dark state

m: 2

Note 15-1: Luminance meter : Eye - One Pro Spectrophotometer

Note 15-2: We guarantee display quality from  $0^{\circ}C \sim 30^{\circ}C$  generally, If operation ambient temperature from  $0^{\circ}C \sim 50^{\circ}C$ , will Offer special waveform by Midas.

#### 2. Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (Rl) and the reflectance in a dark area (Rd):



#### CR = Rl/Rd

#### 3. Reflection Ratio

The reflection ratio is expressed as:

R = Reflectance Factor white board  $\therefore$  x (L center / L white board)

L <sub>center</sub> is the luminance measured at center in a white area (R=G=B=1). L <sub>white board</sub> is the luminance of a standard white board. Both are measured with equivalent illumination source. The viewing angle shall be no more than 2 degrees.



# HANDLING, SAFETY AND ENVIROMENTAL REQUIREMENTS

#### WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

#### CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged . Moreover the display is sensitive to static electricity and other rough environmental conditions.

#### **Mounting Precautions**

(1) It's recommended that you consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module.

(2) It's recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.

(3) You should adopt radiation structure to satisfy the temperature specification.

(4) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the PS at high temperature and the latter causes circuit break by electro-chemical reaction.

(5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)

(6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol because they cause chemical damage to the PS.

(7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.

Product specification

The data sheet contains final product specifications.

#### Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### **Application information**

Where application information is given, it is advisory and dose not form part of the specification.

#### **Product Environmental certification**

ROHS

#### REMARK

All The specifications listed in this document are guaranteed for module only. Post-assembled operation or component(s) may impact module performance or cause unexpected effect or damage and therefore listed specifications is not warranted after any Post-assembled operation.

# design • manufacture • supply

# **Reliability test**

	TEST	CONDITION	METHOD	REMARK
1	High-Temperature Operation	T=50°C, RH=30%RH, For 240Hr IEC 60 068-2-		
2	Low-Temperature Operation	$T = 0^{\circ}C$ for 240 hrs	IEC 60 068-2-2Ab	
3	High-Temperature Storage	T=70°C RH=40%RH For 240Hr Test in white pattern	IEC 60 068-2-2Bb	
4	Low-Temperature Storage	$T = -25^{\circ}C$ for 240 hrs Test in white pattern	IEC 60 068-2-2Ab	
5	High Temperature, High- Humidity Operation	T=40°C, RH=90%RH, For 168Hr	IEC 60 068-2-3CA	
6	High Temperature, High- Humidity Storage	T=60°C, RH=80%RH, For 480Hr Test in white pattern	IEC 60 068-2-3CA	
7	Temperature Cycle	-25°C(30min)~70°C(30min) , 50 Cycle Test in white pattern	IEC 60 068-2-14NB	
8	Package Vibration	1.04G,Frequency : 10~500Hz Direction : X,Y,Z Duration:1hours in each direction	Full packed for shipment	) ty
9	Package Drop Impact	Drop from height of 122 cm on Concrete surface Drop sequence:1 corner, 3edges, 6face One drop for each.	Full packed for shipment	
10	UV exposure Resistance	765 W/m² for 168hrs,40℃	IEC 60068-2-5 Sa	
11	Electrostatic discharge	Machine model: +/-250V,0Ω,200pF	IEC61000-4-2	

Actual EMC level to be measured on customer application.

Note1: The protective film must be removed before temperature test.

Note2: Stay white pattern for storage and non-operation test.





# Point and line standard

	Ship	ment Inspect	ion Standard					
	Equipm	ent: Electrical test	fixture, Point gaug	e				
Outline dimension	91 (H) × 77(V) × 1.25(D)	Unit: mm	Part-A	Active area	Part-B	Border area		
	Temperature	Humidity	Illuminance	Distance	Time	Angle		
Environment	19℃~25℃	55%±5%RH	800~1300Lux	300 mm	35Sec			
Defet type	Inspection method	Standard		Part-A		Part-B		
		D≤0.25 mm		Ignore		Ignore		
~	Electric Display	0.25 mm <d≤0.4 mm<="" td=""><td colspan="2">N≤4</td><td>Ignore</td></d≤0.4>		N≤4		Ignore		
Spot		0.40 mm <d≤0.5 mm<="" td=""><td colspan="2">N≤1</td><td>Ignore</td></d≤0.5>		N≤1		Ignore		
		D>0.5 mm		Not Allow		Ignore		
Display unwork	Electric Display	Not Allow		Not Allow		Ignore		
Display error	Electric Display	Not Allow		Not Allow		Ignore		
	Visual/Film card	L $\leqslant$ 2 mm, W $\leqslant$ 0.2 mm		Ignore		Ignore		
Scratch or line defect(include dirt)		2.0mm <l≤8.0mm, 0.2<w≤="" 0.5mm,<="" td=""><td colspan="2">N≤2</td><td>Ignore</td></l≤8.0mm,>		N≤2		Ignore		
		L>8.0 mm, W>0.5 mm		Not Allow		Ignore		
	Visual/Film card	D≤0.25mm		Ignore		Ignore		
PS Bubble		0.25mm≤D≤0.40mm		N≤4		Ignore		
		D>0.40 mm		Not Allow		Ignore		
Side Fragment	Visual/Film card	X <6mm, Y <0.5mm, Do not affect the electrode circuit , Ignore						
	1.Cannot be defect & failure cause by appearance defect;							
Remark	2.Cannot be larger size cause by appearance defect;							
		L=long W=wie	de D=point size	N=Defects NO				





Line Defect

Spot Defect

L=long

W=wide D=point size

# design • manufacture • supply