

Order

Now





SNVSAR1B-MARCH 2017-REVISED MARCH 2018

LM5113-Q1 Automotive 90-V, 1.2-A, 5-A, Half Bridge GaN Driver

Technical

Documents

Features 1

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level 1C
 - **Device CDM ESD Classification Level C6**
- Independent High-Side and Low-Side TTL Logic Inputs
- 1.2-A Peak Source, 5-A Peak Sink Output Current
- High-Side Floating Bias Voltage Rail Operates up to 100-VDC
- Internal Bootstrap Supply Voltage Clamping
- Split Outputs for Adjustable Turnon and Turnoff Strength
- $0.6-\Omega$ Pulldown, $2.1-\Omega$ Pullup Resistance
- Fast Propagation Times (28 ns Typical)
- **Excellent Propagation Delay Matching** (1.5 ns Typical)
- Supply Rail Undervoltage Lockout
- Low Power Consumption

2 Applications

- Mobile Wireless Chargers
- Audio Power Amplifiers
- Audio Power Supplies
- **Current-Fed Push-Pull Converters**
- Half- and Full-Bridge Converters
- Synchronous Buck Converters

3 Description

Tools &

Software

The LM5113-Q1 is designed to drive both the highside and the low-side enhancement mode Gallium Nitride (GaN) FETs or silicon MOSFETs in a synchronous buck, boost, or half bridge configuration for automotive applications. The device has an integrated 100-V bootstrap diode and independent inputs for the high-side and low-side outputs for maximum control flexibility. The high-side bias voltage is internally clamped at 5.2 V, which prevents the gate voltage from exceeding the maximum gatesource voltage rating of enhancement mode GaN FETs. The inputs of the device are TTL-logic compatible, which can withstand input voltages up to 14 V regardless of the VDD voltage. The LM5113-Q1 has split-gate outputs, providing flexibility to adjust the turnon and turnoff strength independently.

Support &

Community

2.0

In addition, the strong sink capability of the LM5113-Q1 maintains the gate in the low state, preventing unintended turnon during switching. The LM5113-Q1 can operate up to several MHz. The LM5113-Q1 is available in a standard 10-pin WSON package with an exposed pad to aid power dissipation.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM5113-Q1	WSON (10)	4.00 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Application Diagram



Copyright © 2017, Texas Instruments Incorporated



2

Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics 5
	6.6	Switching Characteristics 6
	6.7	Typical Characteristics 8
7	Deta	ailed Description 11
	7.1	Overview 11
	7.2	Functional Block Diagram 11
	7.3	Feature Description 11

	7.4	Device Functional Modes	13
8	App	lication and Implementation	14
	8.1	Application Information	14
	8.2	Typical Application	15
9	Pow	er Supply Recommendations	19
10	Lay	out	20
	10.1	Layout Guidelines	20
	10.2	Layout Example	20
11	Dev	ice and Documentation Support	21
	11.1		
	11.2	Receiving Notification of Documentation Updates	21
	11.3	Community Resources	21
	11.4	Trademarks	21
	11.5	Electrostatic Discharge Caution	21
	11.6	Glossary	21
12	Mec	hanical, Packaging, and Orderable	
	Info	mation	21

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (November 2017) to Revision B

•	Changed data sheet title from: LM5113-Q1 Automotive 90V, 1.2A/5A, Half Bridge GaN Driver to: LM5113-Q1
	Automotive 90-V, 1.2-A, 5-A, Half Bridge GaN Driver 1
•	Added input filter references to Simplified Application Diagram 1
•	Added EXT HI and EXT LO references to the Functional Block Diagram 11
•	Changed the last paragraph and add new images to the Input and Output section 11

Changes from Original (March 2017) to Revision A

•	Changed data sheet title from: LM5113-Q1 Automotive 80V, 1.2A/5A, Half Bridge GaN Driver to: LM5113-Q1 Automotive 90V, 1.2A/5A, Half Bridge GaN Driver	1
•	Changed the Simplified Application Diagram	
•	Changed the Functional Block Diagram	11
•	Added content to the Input and Output section	11
•	Added content to the Start-up and UVLO section	12



www.ti.com

Page

Page



5 Pin Configuration and Functions



Pin Functions

	PIN	TYPE ⁽¹⁾	DESCRIPTION			
NO.	NAME		DESCRIPTION			
1	VDD	Р	5-V positive gate drive supply: locally decouple to VSS using low-ESR/ESL capacitor located as close as possible to the IC.			
2	НВ	Ρ	High-side gate driver bootstrap rail: connect the positive terminal of the bootstrap capacitor to HB and the negative terminal to HS. The bootstrap capacitor must be placed as close to the IC as possible.			
3	НОН	Ο	High-side gate driver turnon output: connect to the gate of high-side GaN FET with a short, low inductance path. A gate resistor can be used to adjust the turnon speed.			
4	HOL	Ο	gh-side gate driver turnoff output: connect to the gate of high-side GaN FET with a short, v inductance path. A gate resistor can be used to adjust the turnoff speed.			
5	HS	Р	High-side GaN FET source connection: connect to the bootstrap capacitor negative erminal and the source of the high-side GaN FET.			
6	HI	I	High-side driver control input. The LM5113-Q1 inputs have TTL type thresholds. Unused inputs must be tied to ground and not left open.			
7	LI	I	Low-side driver control input. The LM5113-Q1 inputs have TTL type thresholds. Unused inputs must be tied to ground and not left open.			
8	VSS	G	Ground return: all signals are referenced to this ground.			
9	LOL	Ο	Low-side gate driver sink-current output: connect to the gate of the low-side GaN FET with a short, low inductance path. A gate resistor can be used to adjust the turnoff speed.			
10	LOH	0	Low-side gate driver source-current output: connect to the gate of high-side GaN FET with a short, low inductance path. A gate resistor can be used to adjust the turnon speed.			
EP	_		Exposed pad: TI recommends that the exposed pad on the bottom of the package be soldered to ground plane on the printed-circuit board to aid thermal dissipation.			

(1) I = Input, O = Output, G = Ground, P = Power

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
VDD to VSS	-0.3	7	V
HB to HS	-0.3	7	V
LI or HI input	-0.3	15	V
LOH, LOL output	-0.3	VDD + 0.3	V
HOH, HOL output	V _{HS} – 0.3	V _{HB} + 0.3	V
HS to VSS	-5	93	V
HB to VSS	0	100	V
Operating junction temperature		150	°C
Storage temperature, T _{stg}	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Elect	Electrostatio discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±1000	M
V(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1500	v

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
VDD	4.5	5.5	V
LI or HI input	0	14	V
HS	-5	90	V
НВ	V _{HS} + 4	V _{HS} + 5.5	V
HS slew rate		50	V/ns
Operating junction temperature	-40	125	°C

6.4 Thermal Information

		10 PINSthermal resistance37.5°C/Wo) thermal resistance35.8°C/Wermal resistance14.7°C/Wacterization parameter0.3°C/Waracterization parameter14.9°C/W	
	THERMAL METRIC ⁽¹⁾	DPR (WSON)	°C/W °C/W °C/W °C/W
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	37.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	35.8	°C/W
R_{\thetaJB}	Junction-to-board thermal resistance	14.7	°C/W
ΨJT	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	14.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	4.1	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

Specifications are $T_J = 25^{\circ}$ C. Unless otherwise specified: $V_{DD} = V_{HB} = 5$ V, $V_{SS} = V_{HS} = 0$ V. No load on LOL and HOL or HOH and HOL⁽¹⁾.

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT	
SUPPL	Y CURRENTS							
			$T_J = 25^{\circ}C$		0.07			
I _{DD}	VDD quiescent current	LI = HI = 0 V	$T_J = -40^{\circ}C$ to $125^{\circ}C$			0.1	mA	
		(T _J = 25°C		2			
IDDO	VDD operating current	f = 500 kHz	$T_J = -40^{\circ}C$ to $125^{\circ}C$			3	mA	
	T () ()		$T_J = 25^{\circ}C$		0.08			
I _{HB}	Total HB quiescent current	LI = HI = 0 V	$T_J = -40^{\circ}C$ to $125^{\circ}C$			0.1	mA	
		£ 500 kHz	$T_J = 25^{\circ}C$		1.5		A	
I _{HBO}	Total HB operating current	f = 500 kHz	$T_J = -40^{\circ}C$ to $125^{\circ}C$			2.5	mA	
	LID to VCC guiessant surrant	HS = HB = 90 V	$T_J = 25^{\circ}C$		0.1			
I _{HBS}	HB to VSS quiescent current	по = пв = 90 v	$T_J = -40^{\circ}C$ to $125^{\circ}C$			10	μA	
	LID to VCC approxing ourrest	f = 500 kHz	$T_J = 25^{\circ}C$		0.4			
I _{HBSO}	HB to VSS operating current	T = 500 KHZ	$T_J = -40^{\circ}C$ to $125^{\circ}C$			1	mA	
INPUT	PINS							
V _{IR}	Input voltage threshold	Rising edge	$T_J = 25^{\circ}C$		2.06		V	
V IR	Input voltage threshold	Risilig edge	$T_J = -40^{\circ}C$ to $125^{\circ}C$	1.89		2.18	V	
V	Input voltogo throchold	Colling odgo	$T_J = 25^{\circ}C$		1.66		V	
VIF	Input voltage threshold	Falling edge	$T_J = -40^{\circ}C$ to $125^{\circ}C$	1.48		1.76	v	
V _{IHYS}	Input voltage hysteresis				400		mV	
D	Input pulldown registered	$T_J = 25^{\circ}C$			200		۲ 0	
RI	Input pulldown resistance	$T_J = -40^{\circ}C$ to $125^{\circ}C$		100		300	kΩ	
UNDE	RVOLTAGE PROTECTION							
V	VDD riging threshold	$T_J = 25^{\circ}C$			3.8		V	
V _{DDR}	VDD rising threshold	$T_J = -40^{\circ}C$ to $125^{\circ}C$		3.2	2 4.	4.5	v	
V _{DDH}	VDD threshold hysteresis				0.2		V	
	LID rising threshold	$T_J = 25^{\circ}C$			3.2		v	
V _{HBR}	HB rising threshold	$T_J = -40^{\circ}C$ to $125^{\circ}C$		2.5		3.9	v	
V _{HBH}	HB threshold hysteresis				0.2		V	
воот	STRAP DIODE							
v	Low current forward voltage	L _ 100 uA	$T_J = 25^{\circ}C$		0.45		V	
V _{DL}	Low-current forward voltage	$I_{VDD-HB} = 100 \ \mu A$	$T_J = -40^{\circ}C$ to $125^{\circ}C$			0.65	V	
V	Ligh ourrest forward values	100 m 4	$T_J = 25^{\circ}C$		0.90		V	
V _{DH}	High-current forward voltage	$I_{VDD-HB} = 100 \text{ mA}$	$T_J = -40^{\circ}C$ to $125^{\circ}C$			1	V	
		1 _ 100 m A	$T_J = 25^{\circ}C$		1.85		~	
R _D	Dynamic resistance	$I_{VDD-HB} = 100 \text{ mA}$	$T_J = -40^{\circ}C$ to $125^{\circ}C$			3.60	Ω	
			$T_J = 25^{\circ}C$		5.2		V	
	HB-HS clamp regulation voltage		$T_J = -40^{\circ}C$ to $125^{\circ}C$	4.7		5.45	V	

(1) Parameters that show only a typical value are ensured by design and may not be tested in production.

Electrical Characteristics (continued)

Specifications are $T_J = 25^{\circ}$ C. Unless otherwise specified: $V_{DD} = V_{HB} = 5$ V, $V_{SS} = V_{HS} = 0$ V. No load on LOL and HOL or HOH and HOL⁽¹⁾.

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT		
LOW- AND HIGH-SIDE GATE DRIVER									
M		100	$T_J = 25^{\circ}C$		0.06				
V _{OL}	Low-level output voltage	$I_{HOL} = I_{LOL} = 100 \text{ mA}$	$T_J = -40^{\circ}C$ to $125^{\circ}C$			0.10	V		
	High-level output voltage		$T_J = 25^{\circ}C$		0.21				
V _{OH}	V _{OH} = VDD – LOH or V _{OH} = HB – HOH	$I_{HOH} = I_{LOH} = 100 \text{ mA}$	$T_J = -40^{\circ}C$ to $125^{\circ}C$			0.31	V		
I _{OHL}	Peak source current	HOH, LOH = 0 V			1.2		А		
I _{OLL}	Peak sink current	HOL, LOL = 5 V			5		А		
I _{OHLK}	High-level output leakage current	HOH, LOH = 0 V	$T_J = -40^{\circ}C$ to $125^{\circ}C$			1.5	μA		
I _{OLLK}	Low-level output leakage current	HOL, LOL = 5 V	$T_J = -40^{\circ}C$ to $125^{\circ}C$			1.5	μA		

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	DITIONS	MIN	TYP	MAX	UNIT
	LO turnoff propagation dolou	L I folling to LOL folling	$T_J = 25^{\circ}C$		26.5		~~~
t _{LPHL}	LO turnoff propagation delay	LI falling to LOL falling	$T_J = -40^{\circ}C$ to $125^{\circ}C$			45	ns
+	LO turnon propagation delay	$T_{\rm J} = 25^{\circ}{\rm C}$			28.0		ns
t _{LPLH}	EO tumon propagation delay	LI rising to LOH rising	$T_J = -40^{\circ}C$ to $125^{\circ}C$			45	115
t UO turnoff propo	HO turnoff propagation dology	$T_{\rm J} = 25^{\circ}{\rm C}$	$T_J = 25^{\circ}C$		26.5		20
t _{HPHL}	HO turnoff propagation delay	HI falling to HOL falling	$T_J = -40^{\circ}C$ to $125^{\circ}C$			45	ns
	LIO turner prepagation dalou	LIL riging to LOLL riging	$T_J = 25^{\circ}C$		28		ns
t _{HPLH} HO turnon propagation delay		HI rising to HOH rising $T_J = -40^{\circ}$ C to 125°C				45.0	115
	Delay matching	$T_J = 25^{\circ}C$		1.5			
t _{MON}	LO on and HO off	$T_J = -40^{\circ}C$ to $125^{\circ}C$			8	ns	
	Delay matching	$T_J = 25^{\circ}C$			1.5		
t _{MOFF}	LO off and HO on	$T_J = -40^{\circ}C$ to $125^{\circ}C$			8	ns	
t _{HRC}	HO rise time (0.5 V – 4.5 V)	C _L = 1000 pF			7		ns
t _{LRC}	LO rise time (0.5 V - 4.5 V)	C _L = 1000 pF			7		ns
t _{HFC}	HO fall time (0.5 V – 4.5 V)	C _L = 1000 pF			3.5		ns
t _{LFC}	LO fall time (0.5 V – 4.5 V)	C _L = 1000 pF			3.5		ns
t _{PW}	Minimum input pulse width that changes the output				10		ns
t _{BS}	Bootstrap diode reverse recovery time	$I_{\rm F}$ = 100 mA, $I_{\rm R}$ = 100 mA			40		ns





Figure 1. Timing Diagram

LM5113-Q1 SNVSAR1B-MARCH 2017-REVISED MARCH 2018



www.ti.com

6.7 Typical Characteristics





Typical Characteristics (continued)





Typical Characteristics (continued)





7 Detailed Description

7.1 Overview

The LM5113-Q1 is a high-frequency, high- and low- side gate driver for enhancement mode Gallium Nitride (GaN) FETs in a synchronous buck, boost, or half bridge configuration. The high-side bias voltage is generated using a bootstrap technique and is internally clamped at 5.2 V, which prevents the gate voltage from exceeding the maximum gate-source voltage rating of enhancement mode GaN FETs. The LM5113-Q1 has split-gate outputs with strong sink capability, providing flexibility to adjust the turnon and turnoff strength independently.

The LM5113-Q1 can operate up to several MHz, and is available in a standard 10-pin WSON package that contains an exposed pad to aid power dissipation.

7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Input and Output

The input pins of the LM5113-Q1 are independently controlled with TTL input thresholds and can withstand voltages up to 12 V regardless of the VDD voltage. This allows the inputs to be directly connected to the outputs of an analog PWM controller with up to 12-V power supply, eliminating the need for a buffer stage

The output pulldown and pullup resistance of LM5113-Q1 is optimized for enhancement mode GaN FETs to achieve high frequency and efficient operation. The $0.6-\Omega$ pulldown resistance provides a robust low impedance turnoff path necessary to eliminate undesired turnon induced by high dv/dt or high di/dt. The 2.1- Ω pullup resistance helps reduce the ringing and over-shoot of the switch node voltage. The split outputs of the LM5113-Q1 offer flexibility to adjust the turnon and turnoff speed by independently adding additional impedance in either the turnon path, the turnoff path, or both.

If the input signal for either of the two channels, HI or LI, is not used, the control pin must be tied to either VDD or VSS. These inputs must not be left floating.

LM5113-Q1 SNVSAR1B-MARCH 2017-REVISED MARCH 2018

Feature Description (continued)

Additionally, the input signals avoid pulses shorter than 3 ns by using the input filter to the HI and LI input pins. The values and part numbers of the circuit components are shown in the Figure 16.

Figure 16. Input Filter 1 (High-Side Input Filter)

If short pulses or short delays are required, the circuit in Figure 17 is recommended.

EXT HI

Copyright © 2017, Texas Instruments Incorporated Figure 17. Input Filter 1 for Short Pulses (High-Side Input Filter)

100 kΩ

7.3.2 Start-Up and UVLO

The LM5113-Q1 has an undervoltage lockout (UVLO) on both the VDD and bootstrap supplies. When the VDD voltage is below the threshold voltage of 3.8 V, both the HI and LI inputs are ignored to prevent the GaN FETs from being partially turned on. Also, if there is insufficient VDD voltage, the UVLO actively pulls the LOL and HOL low. When the VDD voltage is above its UVLO threshold, but the HB to HS bootstrap voltage is below the UVLO threshold of 3.2 V, only HOL is pulled low. Both UVLO threshold voltages have 200 mV of hysteresis to avoid chattering.

The startup voltage sequencing for this device is as follows: VDD voltage first, with the VIN voltage present thereafter.

The LM5113-Q1 requires an external bootstrap diode with a 100 Ω series resistor from VDD to HB to charge the high side supply on a cycle by cycle basis. The recommended bootstrap diode options are BAT46, BAT41, or LL4148.

CONDITION (V _{HB-HS} > V _{HBR} for all cases below)	н	LI	НО	LO
$V_{DD} - V_{SS} < V_{DDR}$ during device start-up	Н	L	L	L
$V_{DD} - V_{SS} < V_{DDR}$ during device start-up	L	Н	L	L
$V_{DD} - V_{SS} < V_{DDR}$ during device start-up	Н	Н	L	L
$V_{DD} - V_{SS} < V_{DDR}$ during device start-up	L	L	L	L
$V_{DD} - V_{SS} < V_{DDR} - V_{DDH}$ after device start-up	Н	L	L	L
$V_{DD} - V_{SS} < V_{DDR} - V_{DDH}$ after device start-up	L	Н	L	L
$V_{DD} - V_{SS} < V_{DDR} - V_{DDH}$ after device start-up	Н	Н	L	L
V _{DD} – V _{SS} < V _{DDR} – V _{DDH} after device start-up	L	L	L	L

Product Folder Links: LM5113-Q1

Table 1. VDD UVLO Feature Logic Operation



SN74LVC2G32YZP

50 pF

н

12

CONDITION (V_{DD} > V_{DDR} for all cases below) НΙ LI но LO V_{HB-HS} < V_{HBR} during device start-up н L L L V_{HB-HS} < V_{HBR} during device start-up L Н L Н V_{HB-HS} < V_{HBR} during device start-up н н н L V_{HB-HS} < V_{HBR} during device start-up L L L L V_{HB-HS} < V_{HBR} – V_{HBH} after device start-up Н L L L $V_{HB-HS} < V_{HBR} - V_{HBH}$ after device start-up L н L н V_{HB-HS} < V_{HBR} – V_{HBH} after device start-up н н L Н $V_{HB-HS} < V_{HBR} - V_{HBH}$ after device start-up L L L L

Table 2. V_{HB-HS} UVLO Feature Logic Operation

7.3.3 HS Negative Voltage and Bootstrap Supply Voltage Clamping

Due to the intrinsic nature of enhancement mode GaN FETs, the source-to-drain voltage of the bottom switch is usually higher than a diode forward voltage drop when the gate is pulled low. This causes negative voltage on HS pin. Moreover, this negative voltage transient may become even more pronounces due to the effects of board layout and device drain/source parasitic inductances. With high-side driver using the floating bootstrap configuration, negative HS voltage can lead to an excessive bootstrap voltage, which can damage the high-side GaN FET. The LM5113-Q1 solves this problem with an internal clamping circuit that prevents the bootstrap voltage from exceeding 5.2 V typical.

7.3.4 Level Shift

The level-shift circuit is the interface from the high-side input to the high-side driver stage, which is referenced to the switch node (HS). The level shift allows control of the HO output, which is referenced to the HS pin and provides excellent delay matching with the low-side driver. Typical delay matching between LO and HO is around 1.5 ns.

7.4 Device Functional Modes

Table 3 shows the device truth table.

н	LI	НОН	HOL	LOH	LOL
L	L	Open	L	Open	L
L	Н	Open	L	Н	Open
Н	L	Н	Open	Open	L
Н	Н	Н	Open	Н	Open

Table 3. Truth Table

TEXAS INSTRUMENTS

www.ti.com

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

To operate GaN transistors at very high switching frequencies and to reduce associated switching losses, a powerful gate driver is employed between the PWM output of controller and the gates of the GaN transistor. Also, gate drivers are indispensable when the outputs of the PWM controller do not meet the voltage or current levels needed to directly drive the gates of the switching devices. With the advent of digital power, this situation is often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal, which cannot effectively turn on a power switch. A level-shift circuit is needed to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) to fully turn on the power device and minimize conduction losses. Traditional buffer-drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement prove inadequate with digital power because they lack level-shifting capability. Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also address other needs such as minimizing the effect of high-frequency switching noise (by placing the high-current driver IC physically close to the power switch), driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate-charge power losses from the controller into the driver.

The LM5113-Q1 is a MHz high- and low-side gate driver for enhancement mode GaN FETs in a synchronous buck, boost, or half-bridge configuration. The high-side bias voltage is generated using a bootstrap technique and is internally clamped at 5.2 V, which prevents the gate voltage from exceeding the maximum gate-source voltage rating of enhancement mode GaN FETs. The LM5113-Q1 has split gate outputs with strong sink capability, providing flexibility to adjust the turnon and turnoff strength independently.



LM5113-Q1 SNVSAR1B – MARCH 2017 – REVISED MARCH 2018

8.2 Typical Application

The circuit in Figure 18 shows a synchronous buck converter to evaluate the LM5113-Q1 device. Detailed synchronous buck converter specifications are listed in *Design Requirements*. The active clamping voltage mode controller LM5025 is used for close-loop control and generates the PWM signals of the buck switch and the synchronous switch. For more information, see *Figure 18*.



Input 15 V to 60 V, output 10 V, 800 kHz



TEXAS INSTRUMENTS

www.ti.com

Typical Application (continued)

8.2.1 Design Requirements

Table 4 lists the design requirements for the typical application.

· · · · · · · · · · · · · · · · · · ·								
SPECIFICATION								
15 – 60 V								
10 V								
10 A								
7 A								
>90%								
800 kHz								

Table 4. Design Parameters

8.2.2 Detailed Design Procedure

This procedure outlines the design considerations of LM5113-Q1 in a synchronous buck converter with enhancement mode GaN FET. Refer to Figure 18 for component names and network locations. For additional design help, see *Figure 18*.

8.2.2.1 VDD Bypass Capacitor

The VDD bypass capacitor provides the gate charge for the low-side and high-side transistors and to absorb the reverse recovery charge of the bootstrap diode. The required bypass capacitance can be calculated with Equation 1.

$$C_{VDD} > \frac{Q_{gH} + Q_{gL} + Q_{rr}}{\Delta V}$$

where

- Q_{gH} and Q_{gL} are gate charge of the high-side and low-side transistors, respectively.
- Q_{rr} is the reverse recovery charge of the bootstrap diode, which is typically around 4 nC.
- ΔV is the maximum allowable voltage drop across the bypass capacitor.

TI recommends a $0.1-\mu$ F or larger value, good quality, ceramic capacitor. The bypass capacitor must be placed as close as possible to the pins of the ICto minimize the parasitic inductance.

8.2.2.2 Bootstrap Capacitor

The bootstrap capacitor provides the gate charge for the high-side switch, DC bias power for HB UVLO circuit, and the reverse recovery charge of the bootstrap diode. The required bypass capacitance can be calculated with Equation 2.

$$C_{BST} > \frac{Q_{gH} + I_{HB} \times t_{ON} + Q_{rr}}{\Lambda V}$$

where

- I_{HB} is the quiescent current of the high-side driver.
- t_{on} is the maximum on-time period of the high-side transistor.

(2)

(1)

A good-quality, ceramic capacitor must be used for the bootstrap capacitor. TI recommends placement of the bootstrap capacitor as close as possible to the HB and HS pin.



8.2.2.3 Power Dissipation

LM5113-Q1 SNVSAR1B – MARCH 2017–REVISED MARCH 2018

The power consumption of the driver is an important measure that determines the maximum achievable operating frequency of the driver. It must be kept below the maximum power-dissipation limit of the package at the operating temperature. The total power dissipation of the LM5113-Q1 is the sum of the gate driver losses and the bootstrap diode power loss.

The gate driver losses are incurred by charge and discharge of the capacitive load. It can be approximated as:

 $\mathsf{P} = \left(\mathsf{C}_{\mathsf{LoadH}} + \mathsf{C}_{\mathsf{LoadL}}\right) \times \mathsf{V}_{\mathsf{DD}}^2 \times \mathsf{f}_{\mathsf{SW}}$

where

• C_{LoadH} and C_{LoadL} are the high-side and the low-side capacitive loads, respectively. (3)

It can also be calculated with the total input gate charge of the high-side and the low-side transistors as:

$$P = (Q_{gH} + Q_{gL}) \times V_{DD} \times f_{SW}$$
(4)

There are some additional losses in the gate drivers due to the internal CMOS stages used to buffer the LO and HO outputs. Figure 19 shows the measured gate-driver power dissipation versus frequency and load capacitance. At higher frequencies and load capacitance values, the power dissipation is dominated by the power losses driving the output loads and agrees well with the above equations. This plot can be used to approximate the power losses due to the gate drivers.



Gate-driver power dissipation (LO+HO), VDD = +5 V

Figure 19. Neglecting Bootstrap Diode Losses

The bootstrap diode power loss is the sum of the forward bias power loss that occurs while charging the bootstrap capacitor and the reverse bias power loss that occurs during reverse recovery. Because each of these events happens once per cycle, the diode power loss is proportional to the operating frequency. Larger capacitive loads require more energy to recharge the bootstrap capacitor resulting in more losses. Higher input voltages (V_{IN}) to the half bridge also result in higher reverse recovery losses.

Figure 20 and Figure 21 show the forward bias power loss and the reverse bias power loss of the bootstrap diode, respectively. The plots are generated based on calculations and lab measurements of the diode reverse time and current under several operating conditions. The plots can be used to predict the bootstrap diode power loss under different operating conditions.

DOMER 30

0.1



10

0.1

POWER (W)

The sum of the driver loss and the bootstrap diode loss is the total power loss of the IC. For a given ambient temperature, the maximum allowable power loss of the IC can be defined as Equation 5.



(5)

8.2.3 Application Curves



TEXAS INSTRUMENTS

www.ti.com



9 Power Supply Recommendations

The recommended bias supply voltage range for LM5113-Q1 is from 4.5 V to 5.5 V. The lower end of this range is governed by the internal undervoltage lockout (UVLO) protection feature of the VDD supply circuit. TI recommends keeping proper margin to allow for transient voltage spikes while not violating the LM5113-Q1 absolute maximum VDD voltage rating and the GaN transistor gate breakdown voltage limit.

The UVLO protection feature also involves a hysteresis function. This means that once the device is operating in normal mode, if the VDD voltage drops, the device continues to operate in normal mode as far as the voltage drop do not exceeds the hysteresis specification, VDDH. If the voltage drop is more than hysteresis specification, the device shuts down. Therefore, while operating at or near the 4.5-V range, the voltage ripple on the VDD power supply output must be smaller than the hysteresis specification of LM5113-Q1 UVLO to avoid triggering device shutdown.

A local bypass capacitor must be placed between the VDD and VSS pins. This capacitor must be located as close as possible to the device. A low-ESR, ceramic surface-mount capacitor is recommended. TI recommends using 2 capacitors across VDD and GND: a 100-nF ceramic surface-mount capacitor for high frequency filtering placed very close to VDD and GND pin, and another surface-mount capacitor, 220-nF to 10- μ F, for IC bias requirements.



10 Layout

10.1 Layout Guidelines

Small gate capacitance and miller capacitance enable enhancement mode GaN FETs to operate with fast switching speed. The induced high dv/dt and di/dt, coupled with a low gate-threshold voltage and limited headroom of enhancement mode GaN FETs gate voltage, make the circuit layout crucial to the optimum performance. Following are some recommendations.

- 1. The first priority in designing the layout of the driver is to confine the high peak currents that charge and discharge the GaN FETs gate into a minimal physical area. This decreases the loop inductance and minimize noise issues on the gate terminal of the GaN FETs. The GaN FETs must be placed close to the driver.
- 2. The second high current path includes the bootstrap capacitor, the local ground referenced VDD bypass capacitor, and low-side GaN FET. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode from the ground referenced VDD capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.
- 3. The parasitic inductance in series with the source of the high-side FET and the low-side FET can impose excessive negative voltage transients on the driver. TI recommends connecting the HS pin and VSS pin to the respective source of the high-side and low-side transistors with a short and low-inductance path.
- 4. The parasitic source inductance, along with the gate capacitor and the driver pulldown path, can form an LCR resonant tank, resulting in gate voltage oscillations. An optional resistor or ferrite bead can be used to damp the ringing.
- 5. Low ESR/ESL capacitors must be connected close to the IC, between VDD and VSS pins and between the HB and HS pins to support the high peak current being drawn from VDD during turnon of the FETs. Keeping guideline number 1 above (minimized GaN FETs gate driver loop) as the first priority, it is also desirable to place the VDD decoupling capacitor and the HB to HS bootstrap capacitor on the same side of the PC board as the driver. The inductance of vias can impose excessive ringing on the IC pins.
- 6. To prevent excessive ringing on the input power bus, good decoupling practices are required by placing low-ESR ceramic capacitors adjacent to the GaN FETs.

Figure 24 and Figure 25 show recommended layout patterns for the 10-pin WSON package. Two cases are considered: (1) Without any gate resistors, and (2) with an optional turnon gate resistor. Note that 0402 surface mount package is assumed for the passive components in Figure 24 and Figure 25.





Figure 24. 10-Pin WSON Without Gate Resistors Figure 25. 10-Pin WSON With HOH and LOH Gate Resistors

10.2 Layout Example



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see: AN-2149 LM5113 Evaluation Board (SNVA484)

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this datasheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LM5113QDPRRQ1	ACTIVE	WSON	DPR	10	4500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5113Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM5113-Q1 :



PACKAGE OPTION ADDENDUM

10-Dec-2020

• Catalog: LM5113

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5113QDPRRQ1	WSON	DPR	10	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

18-Jan-2018



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5113QDPRRQ1	WSON	DPR	10	4500	367.0	367.0	35.0

DPR0010A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



DPR0010A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



DPR0010A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated