RENESAS

R8C/33M Group RENESAS MCU

Datasheet

1. Overview

1.1 Features

The R8C/33M Group of single-chip MCUs incorporates the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance.

Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

The R8C/33M Group has data flash (1 KB \times 4 blocks) with the background operation (BGO) function.

1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.



1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/33M Group.

| Item | Function | Specification |
|---------------|--------------------|---|
| CPU | Central processing | R8C CPU core |
| | unit | Number of fundamental instructions: 89 |
| | | Minimum instruction execution time: |
| | | 50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V) |
| | | 200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V) |
| | | • Multiplier: 16 bits \times 16 bits \rightarrow 32 bits |
| | | • Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits \rightarrow 32 bits |
| | | Operation mode: Single-chip mode (address space: 1 Mbyte) |
| Memory | ROM, RAM, Data | Refer to Table 1.3 Product List for R8C/33M Group. |
| | flash | |
| Power Supply | Voltage detection | Power-on reset |
| Voltage | circuit | Voltage detection 3 (detection level of voltage detection 0 and voltage |
| Detection | | detection 1 selectable) |
| I/O Ports | Programmable I/O | Input-only: 1 pin |
| | ports | CMOS I/O ports: 27, selectable pull-up resistor |
| | P 0.10 | High current drive ports: 27 |
| Clock | Clock generation | 4 circuits: XIN clock oscillation circuit, |
| | circuits | XCIN clock oscillation circuit (32 kHz), |
| | | High-speed on-chip oscillator (with frequency adjustment function), |
| | | Low-speed on-chip oscillator |
| | | |
| | | Oscillation stop detection: XIN clock oscillation stop detection function |
| | | Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 Low power consumption modes: |
| | | Standard operating mode (high-speed clock, low-speed clock, high-speed |
| | | on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode |
| | | Real-time clock (timer RE) |
| Interrupts | | Number of interrupt vectors: 69 |
| Interrupts | | • External Interrupt: 7 (INT \times 3, Key input \times 4) |
| | | Priority levels: 7 levels |
| Watchdog Tim | ٥r | 14 bits × 1 (with prescaler) |
| watchuog min | CI | Reset start selectable |
| | | Low-speed on-chip oscillator for watchdog timer selectable |
| DTC (Data Tra | Insfer Controller) | 1 channel |
| | | Activation sources: 23 |
| | | Transfer modes: 2 (normal mode, repeat mode) |
| Timer | Timer RA | 8 bits x 1 (with 8-bit prescaler) |
| TIMEI | | Timer mode (period timer), pulse output mode (output level inverted every |
| | | period), event counter mode, pulse width measurement mode, pulse period |
| | | measurement mode |
| | Timer RB | 8 bits × 1 (with 8-bit prescaler) |
| | | Timer mode (period timer), programmable waveform generation mode (PWM |
| | | output), programmable one-shot generation mode, programmable wait one- |
| | | shot generation mode |
| | Timer RC | 16 bits × 1 (with 4 capture/compare registers) |
| | | Timer mode (input capture function, output compare function), PWM mode |
| | | (output 3 pins), PWM2 mode (PWM output pin) |
| | Timer RE | 8 bits × 1 |
| | | Real-time clock mode (count seconds, minutes, hours, days of week), output |
| | | compare mode |

| Table 1.1 | Specifications for R8C/33M Group (1) |
|-----------|--------------------------------------|
|-----------|--------------------------------------|

| Item | Function | Specification | | | | |
|----------------------------|-------------------|---|--|--|--|--|
| Serial | UART0, UART1 | Clock synchronous serial I/O/UART × 2 channel | | | | |
| Interface | UART2 | Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus), multiprocessor communication function | | | | |
| Synchronous | Serial | 1 (shared with I ² C-bus) | | | | |
| Communicatio | on Unit (SSU) | | | | | |
| I ² C bus | | 1 (shared with SSU) | | | | |
| LIN Module | | Hardware LIN: 1 (timer RA, UART0) | | | | |
| A/D Converte | r | 10-bit resolution \times 12 channels, includes sample and hold function, with sweep mode | | | | |
| D/A Converte | r | 8-bit resolution x 2 circuits | | | | |
| Comparator A | A | 2 circuits (shared with voltage monitor 1 and voltage monitor 2) | | | | |
| | | External reference voltage input available | | | | |
| Comparator B | | 2 circuits | | | | |
| Flash Memory | у | Programming and erasure voltage: VCC = 2.7 to 5.5 V | | | | |
| | | Programming and erasure endurance: 10,000 times (data flash) | | | | |
| | | 1,000 times (program ROM) | | | | |
| | | Program security: ROM code protect, ID code check | | | | |
| | | Debug functions: On-chip debug, on-board flash rewrite function | | | | |
| | | Background operation (BGO) function | | | | |
| Operating Frequency/Supply | | f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) | | | | |
| Voltage | | $f(XIN) = 5 \text{ MHz} (VCC = 1.8 \text{ to } 5.5 \text{ V})^{2}$ | | | | |
| Current Consumption | | Typ. 6.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 3.5 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) Typ. 2.0 μ A (VCC = 3.0 V, stop mode) | | | | |
| Operating Am | bient Temperature | -20 to 85°C (N version) -40 to 85°C (D version) ⁽¹⁾ | | | | |
| Package | | 32-pin LQFP | | | | |
| | | Package code: PLQP0032GB-A (previous code: 32P6U-A) | | | | |

| Table 1.2 | Specifications | for R8C/33M | Group (2) |
|-----------|----------------|-------------|-----------|
| | | | |

Note: 1. Specify the D version if D version functions are to be used.



1.2 Product List

Table 1.3 lists Product List for R8C/33M Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/33M Group.

| Part No. | ROM C | apacity | RAM | Package Type | Remarks | |
|--------------|-------------|------------------------|------------|--------------|-----------|--|
| Fait NO. | Program ROM | Program ROM Data flash | | Fackage Type | Remarks | |
| R5F21331MNFP | 4 Kbytes | 1 Kbyte × 4 | 512 bytes | PLQP0032GB-A | N version | |
| R5F21332MNFP | 8 Kbytes | 1 Kbyte × 4 | 1 Kbyte | PLQP0032GB-A | | |
| R5F21334MNFP | 16 Kbytes | 1 Kbyte × 4 | 1.5 Kbytes | PLQP0032GB-A | | |
| R5F21335MNFP | 24 Kbytes | 1 Kbyte × 4 | 2 Kbytes | PLQP0032GB-A | | |
| R5F21336MNFP | 32 Kbytes | 1 Kbyte × 4 | 2.5 Kbytes | PLQP0032GB-A | | |
| R5F21331MDFP | 4 Kbytes | 1 Kbyte × 4 | 512 bytes | PLQP0032GB-A | D version | |
| R5F21332MDFP | 8 Kbytes | 1 Kbyte × 4 | 1 Kbyte | PLQP0032GB-A | | |
| R5F21334MDFP | 16 Kbytes | 1 Kbyte × 4 | 1.5 Kbytes | PLQP0032GB-A | | |
| R5F21335MDFP | 24 Kbytes | 1 Kbyte × 4 | 2 Kbytes | PLQP0032GB-A | | |
| R5F21336MDFP | 32 Kbytes | 1 Kbyte × 4 | 2.5 Kbytes | PLQP0032GB-A | | |





Figure 1.1

Part Number, Memory Size, and Package of R8C/33M Group

Current of Jun 2011

1.3 Block Diagram

Figure 1.2 shows a Block Diagram.



RENESAS

1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View). Table 1.4 outlines the Pin Name Information by Pin Number.



RENESAS

| | | | | I/O | Pin Functions for | Periphe | eral Mod | lules |
|---------------|--------------|------|-------------|---------------------|---------------------------|---------|-------------------------|---|
| Pin Number | Control Pin | Port | Interrupt | Timer | Serial Interface | SSU | I ² C bus | A/D Converter, D/A Converter, Comparator A, Comparator B |
| 1 | | P4_2 | | | | | | VREF |
| 2 | MODE | | | | | | | |
| 3 | RESET | | | | | | | |
| 4 | XOUT(/XCOUT) | P4_7 | | | | | | |
| 5 | VSS/AVSS | | | | | | | |
| 6 | XIN(/XCIN) | P4_6 | | | | | | |
| 7 | VCC/AVCC | | | | | | | |
| 8 | | P3_7 | | TRAO | (RXD2/SCL2/ TXD2/SDA2) | SSO | SDA | |
| 9 | | P3_5 | | (TRCIOD) | (CLK2) | SSCK | SCL | |
| 10 | | P3_4 | | (TRCIOC) | (RXD2/SCL2/ TXD2/SDA2) | SSI | | IVREF3 |
| 11 | | P3_3 | INT3 | (TRCCLK) | (CTS2/RTS2) | SCS | | IVCMP3 |
| 12 | | P2_2 | | (TRCIOD) | | | | |
| 13 | | P2_1 | | (TRCIOC) | | | | |
| 14 | | P2_0 | (INT1) | (TRCIOB) | | | | |
| 15 | | P3_1 | | (TRBO) | | | | |
| 16 | | P4_5 | INTO | | (RXD2/SCL2) | | | ADTRG |
| 17 | | P1_7 | INT1 | (TRAIO) | | | | IVCMP1 |
| 18 | | P1_6 | | | (CLK0) | | | LVCOUT2/IVREF1 |
| 19 | | P1_5 | (INT1) | (TRAIO) | (RXD0) | | | |
| 20 | | P1_4 | () | (TRCCLK) | (TXD0) | | | |
| 21 | | P1_3 | KI3 | TRBO (/TRCIOC) | | | | AN11/LVCOUT1 |
| 22 | | P1_2 | KI2 | (TRCIOB) | | | | AN10/LVREF |
| 23 | | P1_1 | KI1 | (TRCIOA/ TRCTRG) | | | | AN9/LVCMP2 |
| 24 | | P1_0 | KIO | (TRCIOD) | | | | AN8/LVCMP1 |
| 25 | | P0_7 | - | (TRCIOC) | | | | AN0/DA1 |
| 26 | | P0_6 | | (TRCIOD) | | | | AN1/DA0 |
| 27 | | P0_5 | | (TRCIOB) | | | | AN2 |
| 28 | | P0_4 | | TREO (/TRCIOB) | | | | AN3 |
| 29 | | P0_3 | | (TRCIOB) | (CLK1) | | | AN4 |
| 30 | | P0_2 | | (TRCIOA/ TRCTRG) | (RXD1) | | | AN5 |
| 31 | | P0_1 | | (TRCIOA/ TRCTRG) | (TXD1) | | | AN6 |
| 32 | | P0_0 | | (TRCIOA/ TRCTRG) | | | | AN7 |

Note:

1. Can be assigned to the pin in parentheses by a program.

1.5 Pin Functions

Tables 1.5 and 1.6 list Pin Functions.

Table 1.5Pin Functions (1)

| Item | Pin Name | I/O Type | Description |
|----------------------|-----------------------------------|----------|--|
| Power supply input | VCC, VSS | - | Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin. |
| Analog power | AVCC, AVSS | - | Power supply for the A/D converter. |
| supply input | | | Connect a capacitor between AVCC and AVSS. |
| Reset input | RESET | I | Input "L" on this pin resets the MCU. |
| MODE | MODE | I | Connect this pin to VCC via a resistor. |
| XIN clock input | XIN | I | These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between |
| XIN clock output | XOUT | I/O | the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to the XOUT pin and leave the XIN pin open. |
| XCIN clock input | XCIN | I | These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT |
| XCIN clock output | XCOUT | 0 | pins ⁽¹⁾ . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open. |
| INT interrupt input | INTO, INT1, INT3 | I | INT interrupt input pins. INT0 is timer RB, and RC input pin. |
| Key input interrupt | KI0 to KI3 | I | Key input interrupt input pins |
| Timer RA | TRAIO | I/O | Timer RA I/O pin |
| | TRAO | 0 | Timer RA output pin |
| Timer RB | TRBO | 0 | Timer RB output pin |
| Timer RC | TRCCLK | I | External clock input pin |
| | TRCTRG | I | External trigger input pin |
| | TRCIOA, TRCIOB, TRCIOC, TRCIOD | I/O | Timer RC I/O pins |
| Timer RE | TREO | 0 | Divided clock output pin |
| Serial interface | CLK0, CLK1, CLK2 | I/O | Transfer clock I/O pins |
| | RXD0, RXD1, RXD2 | I | Serial data input pins |
| | TXD0, TXD1, TXD2 | 0 | Serial data output pins |
| | CTS2 | I | Transmission control input pin |
| | RTS2 | 0 | Reception control output pin |
| | SCL2 | I/O | I ² C mode clock I/O pin |
| | SDA2 | I/O | I ² C mode data I/O pin |
| I ² C bus | SCL | I/O | Clock I/O pin |
| | SDA | I/O | Data I/O pin |
| SSU | SSI | I/O | Data I/O pin |
| | SCS | I/O | Chip-select signal I/O pin |
| | SSCK | I/O | Clock I/O pin |
| | SSO | I/O | Data I/O pin |

I: Input O: Output I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.



| Item | Pin Name | I/O Type | Description |
|-------------------|--|----------|---|
| Reference voltage | VREF | I | Reference voltage input pin to A/D converter and D/A |
| input | | | converter |
| A/D converter | AN0 to AN11 | I | Analog input pins to A/D converter |
| | ADTRG | I | A/D external trigger input pin |
| D/A converter | DA0, DA1 | 0 | D/A converter output pins |
| Comparator A | LVCMP1, LVCMP2 | I | Comparator A analog voltage input pins |
| | LVREF | I | Comparator A reference voltage input pin |
| | LVCOUT1, LVCOUT2 | 0 | Comparator A output pins |
| Comparator B | IVCMP1, IVCMP3 | I | Comparator B analog voltage input pins |
| | IVREF1, IVREF3 | I | Comparator B reference voltage input pins |
| I/O port | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_2, P3_1, P3_3 to P3_5, P3_7, | I/O | CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports. |
| | P4_5 to P4_7 | | |
| Input port | P4_2 | I | Input-only port |

I: Input O: Output

I/O: Input and output



2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.



RENESAS

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



3. Memory

3.1 R8C/33M Group

Figure 3.1 is a Memory Map of R8C/33M Group. The R8C/33M Group has a 1-Mbyte address space from addresses 00000h to FFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



Figure 3.1

Memory Map of R8C/33M Group

Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers and Table 4.13 lists the ID Code Areas and Option Function Select Area.

| Address | Register | Symbol | After Reset |
|---------|---|----------|---------------------------------|
| 0000h | | | |
| 0001h | | | |
| 0002h | | | |
| 0003h | | | |
| 0004h | Processor Mode Register 0 | PM0 | 00h |
| 0005h | Processor Mode Register 1 | PM1 | 00h |
| 0006h | System Clock Control Register 0 | CM0 | 00101000b |
| 0007h | System Clock Control Register 1 | CM1 | 0010000b |
| 0008h | Module Standby Control Register | MSTCR | 00h |
| 0009h | System Clock Control Register 3 | CM3 | 00h |
| 000Ah | Protect Register | PRCR | 00h |
| 000Bh | Reset Source Determination Register | RSTFR | 0XXXXXXXb ⁽²⁾ |
| 000Ch | Oscillation Stop Detection Register | OCD | 00000100b |
| 000Dh | Watchdog Timer Reset Register | WDTR | XXh |
| 000Eh | Watchdog Timer Start Register | WDTS | XXh |
| 000Fh | Watchdog Timer Control Register | WDTC | 00111111b |
| 0010h | | | |
| 0011h | | | |
| 0012h | | | |
| 0013h | | | |
| 0014h | | | |
| 0015h | High-Speed On-Chip Oscillator Control Register 7 | FRA7 | When shipping |
| 0016h | | | |
| 0017h | | | |
| 0018h | | | |
| 0019h | | | |
| 001Ah | | | |
| 001Bh | | | |
| 001Ch | Count Source Protection Mode Register | CSPR | 00h 10000000b ⁽³⁾ |
| 001Dh | | | |
| 001Eh | | | |
| 001Fh | | | |
| 0020h | | | |
| 0021h | | | |
| 0022h | | | |
| 0023h | High-Speed On-Chip Oscillator Control Register 0 | FRA0 | 00h |
| 0024h | High-Speed On-Chip Oscillator Control Register 1 | FRA1 | When shipping |
| 0025h | High-Speed On-Chip Oscillator Control Register 2 | FRA2 | 00h |
| 0026h | On-Chip Reference Voltage Control Register | OCVREFCR | 00h |
| 0027h | | | |
| 0028h | Clock Prescaler Reset Flag | CPSRF | 00h |
| 0029h | High-Speed On-Chip Oscillator Control Register 4 | FRA4 | When Shipping |
| 002Ah | High-Speed On-Chip Oscillator Control Register 5 | FRA5 | When Shipping |
| 002Bh | High-Speed On-Chip Oscillator Control Register 6 | FRA6 | When Shipping |
| 002Ch | | | |
| 002Dh | | | |
| 002Eh | | | |
| 002Fh | High-Speed On-Chip Oscillator Control Register 3 | FRA3 | When shipping |
| 0030h | Voltage Monitor Circuit/Comparator A Control Register | СМРА | 00h |
| 0031h | Voltage Monitor Circuit Edge Select Register | VCAC | 00h |
| 0032h | | | |
| 0033h | Voltage Detect Register 1 | VCA1 | 00001000b |
| 0034h | Voltage Detect Register 2 | VCA2 | 00h ⁽⁴⁾ |
| | | | 0010000b ⁽⁵⁾ |
| 0035h | | | |
| 0036h | Voltage Detection 1 Level Select Register | VD1LS | 00000111b |
| 0037h | - | | |
| 0038h | Voltage Monitor 0 Circuit Control Register | VW0C | 1100X010b (4) |
| | - | | 1100X011b (5) |
| | Voltage Monitor 1 Circuit Control Register | VW1C | 10001010b |

Table 4.1 SFR Information (1)⁽¹⁾

X: Undefined
Notes:

The blank areas are reserved and cannot be accessed by users.
The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, Software reset, or watchdog timer reset does not affect this bit.
The CSPROINI bit in the OFS register is set to 0.

5. The LVDAS bit in the OFS register is set to 0.

| Address | Register | Symbol | After Reset |
|---|--|---------------|-------------|
| 003Ah | Voltage Monitor 2 Circuit Control Register | VW2C | 10000010b |
| 003Bh | | | |
| 003Ch | | | |
| 003Dh | | | |
| 003Eh | | | |
| 003Fh | | | |
| 0040h | | | |
| 0041h | Flash Memory Ready Interrupt Control Register | FMRDYIC | XXXXX000b |
| 0042h | | | |
| 0043h | | | |
| 0044h | | | |
| 0045h | | | |
| 0046h | | | |
| 0047h | Timer RC Interrupt Control Register | TRCIC | XXXXX000b |
| 0048h | | | |
| 0049h | | | |
| 004Ah | Timer RE Interrupt Control Register | TREIC | XXXXX000b |
| 004Bh | UART2 Transmit Interrupt Control Register | S2TIC | XXXXX000b |
| 004Ch | UART2 Receive Interrupt Control Register | S2RIC | XXXXX000b |
| 004Dh | Key Input Interrupt Control Register | KUPIC | XXXXX000b |
| 004Eh | A/D Conversion Interrupt Control Register | ADIC | XXXXX000b |
| 004Eh | SSU Interrupt Control Register / IIC bus Interrupt Control Register ⁽²⁾ | SSUIC / IICIC | XXXXX000b |
| 004FN 0050h | | | ~~~~~ |
| | LIADTO Transmit Interrupt Control Degister | COTIC | |
| 0051h | UARTO Transmit Interrupt Control Register | SOTIC | XXXXX000b |
| 0052h | UARTO Receive Interrupt Control Register | SORIC | XXXXX000b |
| 0053h | UART1 Transmit Interrupt Control Register | S1TIC | XXXXX000b |
| 0054h | UART1 Receive Interrupt Control Register | S1RIC | XXXXX000b |
| 0055h | | | |
| 0056h | Timer RA Interrupt Control Register | TRAIC | XXXXX000b |
| 0057h | | | |
| 0058h | Timer RB Interrupt Control Register | TRBIC | XXXXX000b |
| 0059h | INT1 Interrupt Control Register | INT1IC | XX00X000b |
| 005Ah | INT3 Interrupt Control Register | INT3IC | XX00X000b |
| 005Bh | | | |
| 005Ch | | | |
| 005Dh | INT0 Interrupt Control Register | INTOIC | XX00X000b |
| 005Eh | UART2 Bus Collision Detection Interrupt Control Register | U2BCNIC | XXXXX000b |
| 005Fh | | | |
| 0060h | | | |
| 0061h | | | |
| 0062h | | | |
| 0063h | | | |
| 0064h | | | |
| 0065h | | | |
| 0066h | | | |
| 0067h | | | |
| 0068h | | | |
| 0069h | | | |
| 0069h | | | |
| 006An 006Bh | | | |
| 006Bh | | | |
| 006Ch 006Dh | | | |
| | | | |
| 006Eh | | | |
| 006Fh | | | |
| 0070h | | | |
| 0071h | | 1/01/5//2 | |
| 0072h | Voltage Monitor 1/Compare A1 Interrupt Control Register | VCMP1IC | XXXXX000b |
| 0073h | Voltage Monitor 2/Compare A2 Interrupt Control Register | VCMP2IC | XXXXX000b |
| 0074h | | | |
| 0075h | | | |
| 0076h | | | |
| | | | |
| 0077h | | | |
| 0078h | | | |
| 0078h 0079h | | | |
| 0078h | | | |
| 0078h 0079h | | | |
| 0078h 0079h 007Ah | | | |
| 0078h 0079h 007Ah 007Bh | | | |
| 0078h 0079h 007Ah 007Bh 007Ch | | | |

SFR Information (2)⁽¹⁾ Table 4.2

Notes: 1. The blank areas are reserved and cannot be accessed by users. 2. Selectable by the IICSEL bit in the SSUIICSR register.

RENESAS

| Address | Register | Symbol | After Reset |
|---|---|--|---|
| 0080h | DTC Activation Control Register | DTCTL | 00h |
| 0081h | | | |
| 0082h | | | |
| 0083h | | | |
| 0084h | | | |
| 0085h | | | |
| | | | |
| 0086h | | | |
| 0087h | | | |
| 0088h | DTC Activation Enable Register 0 | DTCEN0 | 00h |
| 0089h | DTC Activation Enable Register 1 | DTCEN1 | 00h |
| 008Ah | DTC Activation Enable Register 2 | DTCEN2 | 00h |
| 008Bh | DTC Activation Enable Register 3 | DTCEN3 | 00h |
| 008Ch | | BroEno | 0011 |
| | DTC Activation Enable Desigter 5 | DTOENE | 0.04 |
| 008Dh | DTC Activation Enable Register 5 | DTCEN5 | 00h |
| 008Eh | DTC Activation Enable Register 6 | DTCEN6 | 00h |
| 008Fh | | | |
| 0090h | | | |
| 0091h | | | |
| 0092h | | | |
| 0093h | | | |
| 0093h | | | |
| | | | |
| 0095h | | | |
| 0096h | | | |
| 0097h | | | |
| 0098h | | | |
| 0099h | | | |
| 009Ah | | | |
| 009Bh | | | |
| | | | |
| 009Ch | | | |
| 009Dh | | | |
| 009Eh | | | |
| 009Fh | | | |
| 00A0h | UART0 Transmit/Receive Mode Register | U0MR | 00h |
| 00A1h | UART0 Bit Rate Register | U0BRG | XXh |
| 00A2h | UART0 Transmit Buffer Register | UOTB | XXh |
| 00/(2h | | 8018 | XXh |
| | | 11000 | |
| 00A4h | UART0 Transmit/Receive Control Register 0 | U0C0 | 00001000b |
| 00A5h | UART0 Transmit/Receive Control Register 1 | U0C1 | 00000010b |
| 00A6h | UART0 Receive Buffer Register | UORB | XXh |
| 00A7h | | | XXh |
| 00A8h | UART2 Transmit/Receive Mode Register | U2MR | 00h |
| 00A9h | UART2 Bit Rate Register | U2BRG | XXh |
| 00AAh | | | |
| | LIAPT2 Transmit Buffer Begister | LIDTE | |
| | UART2 Transmit Buffer Register | U2TB | XXh |
| 00ABh | | | XXh XXh |
| 00ABh 00ACh | UART2 Transmit/Receive Control Register 0 | U2C0 | XXh XXh 00001000b |
| 00ABh 00ACh 00ADh | UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 | U2C0 U2C1 | XXh XXh |
| 00ABh 00ACh | UART2 Transmit/Receive Control Register 0 | U2C0 | XXh XXh 00001000b |
| 00ABh 00ACh 00ADh | UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 | U2C0 U2C1 | XXh XXh 00001000b 00000010b |
| 00ABh 00ACh 00ADh 00AEh 00AFh | UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register | U2C0 U2C1 U2RB | XXh XXh 00001000b 00000010b XXh XXh XXh |
| 00ABh 00ACh 00ADh 00AEh 00AFh 00B0h | UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 | U2C0 U2C1 | XXh XXh 00001000b 00000010b XXh |
| 00ABh 00ACh 00ADh 00AEh 00AFh 00B0h 00B1h | UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register | U2C0 U2C1 U2RB | XXh XXh 00001000b 00000010b XXh XXh XXh |
| 00ABh 00ACh 00ADh 00AEh 00AFh 00B0h 00B1h 00B2h | UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register | U2C0 U2C1 U2RB | XXh XXh 00001000b 00000010b XXh XXh XXh |
| 00ABh 00ACh 00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h | UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register | U2C0 U2C1 U2RB | XXh XXh 00001000b 00000010b XXh XXh XXh |
| 00ABh 00ACh 00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h | UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register | U2C0 U2C1 U2RB | XXh XXh 00001000b 00000010b XXh XXh XXh |
| 00ABh 00ACh 00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h | UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register | U2C0 U2C1 U2RB | XXh XXh 00001000b 00000010b XXh XXh XXh |
| 00ABh 00ACh 00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h | UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register | U2C0 U2C1 U2RB | XXh XXh 00001000b 00000010b XXh XXh XXh |
| 00ABh 00ACh 00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h | UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register | U2C0 U2C1 U2RB | XXh XXh 00001000b 00000010b XXh XXh XXh |
| 00ABh 00ACh 00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B3h 00B5h 00B6h 00B7h | UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register | U2C0 U2C1 U2RB | XXh XXh 00001000b 00000010b XXh XXh XXh |
| 00ABh 00ACh 00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B3h 00B4h 00B5h 00B6h 00B7h | UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register | U2C0 U2C1 U2RB | XXh XXh 00001000b 00000010b XXh XXh XXh |
| 00ABh 00ACh 00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B3h 00B4h 00B5h 00B6h 00B6h 00B7h 00B8h | UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register | U2C0 U2C1 U2RB | XXh XXh 00001000b 00000010b XXh XXh XXh |
| 00ABh 00ACh 00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h | UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register UART2 Digital Filter Function Select Register | U2C0 U2C1 U2RB URXDF URXDF | XXh XXh 00001000b 00000010b XXh XXh 00h |
| 00ABh 00ACh 00ADh 00AEh 00AFh 00B1h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B6h 00B6h 00B8h 00B9h | UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register UART2 Digital Filter Function Select Register UART2 Digital Filter Function Select Register | U2C0 U2C1 U2RB URXDF URXDF | XXh XXh 00001000b 00000010b XXh XXh 00h |
| 00ABh 00ACh 00ADh 00AEh 00AFh 00B1h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B6h 00B8h 00B9h | UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register UART2 Digital Filter Function Select Register | U2C0 U2C1 U2RB URXDF URXDF | XXh XXh 00001000b 00000010b XXh XXh 00h |
| 00ABh 00ACh 00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B8h 00BAh | UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register UART2 Digital Filter Function Select Register UART2 Digital Filter Function Select Register | U2C0 U2C1 U2RB URXDF URXDF | XXh XXh 00001000b 00000010b XXh XXh 00h |
| 00ABh 00ACh 00ACh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B8h 00BAh 00BBh | UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register UART2 Digital Filter Function Select Register UART2 Digital Filter Function Select Register | U2C0 U2C1 U2RB URXDF URXDF | XXh XXh 00001000b 00000010b XXh XXh 00h |

SFR Information (3)⁽¹⁾ Table 4.3

X: Undefined

| Address | Register | Symbol | After Reset |
|---------|----------------------------|---------|-------------|
| 00C0h | A/D Register 0 | AD0 | XXXh |
| 00C0h | A/D Register 0 | ADU | 000000XXb |
| 00C2h | A/D Register 1 | AD1 | XXh |
| 00C2h | A/D Register 1 | ADT | 000000XXb |
| 00C3h | A/D Register 2 | AD2 | XXh |
| 00C4n | AVD Register 2 | ADZ | |
| | | 4.000 | 000000XXb |
| 00C6h | A/D Register 3 | AD3 | XXh |
| 00C7h | | 104 | 000000XXb |
| 00C8h | A/D Register 4 | AD4 | XXh |
| 00C9h | | 4.05 | 000000XXb |
| 00CAh | A/D Register 5 | AD5 | XXh |
| 00CBh | | 100 | 000000XXb |
| 00CCh | A/D Register 6 | AD6 | XXh |
| 00CDh | | 407 | 000000XXb |
| 00CEh | A/D Register 7 | AD7 | XXh |
| 00CFh | | | 000000XXb |
| 00D0h | | | |
| 00D1h | | | |
| 00D2h | | | |
| 00D3h | A/D Mada Davistan | | 0.01 |
| 00D4h | A/D Mode Register | ADMOD | 00h |
| 00D5h | A/D Input Select Register | ADINSEL | 1100000b |
| 00D6h | A/D Control Register 0 | ADCON0 | 00h |
| 00D7h | A/D Control Register 1 | ADCON1 | 00h |
| 00D8h | D/A0 Register | DA0 | 00h |
| 00D9h | D/A1 Register | DA1 | 00h |
| 00DAh | | | |
| 00DBh | | | |
| 00DCh | D/A Control Register | DACON | 00h |
| 00DDh | | | |
| 00DEh | | | |
| 00DFh | | | |
| 00E0h | Port P0 Register | P0 | XXh |
| 00E1h | Port P1 Register | P1 | XXh |
| 00E2h | Port P0 Direction Register | PD0 | 00h |
| 00E3h | Port P1 Direction Register | PD1 | 00h |
| 00E4h | Port P2 Register | P2 | XXh |
| 00E5h | Port P3 Register | P3 | XXh |
| 00E6h | Port P2 Direction Register | PD2 | 00h |
| 00E7h | Port P3 Direction Register | PD3 | 00h |
| 00E8h | Port P4 Register | P4 | XXh |
| 00E9h | | | |
| 00EAh | Port P4 Direction Register | PD4 | 00h |
| 00EBh | | | 1 |
| 00ECh | | | |
| 00EDh | | | |
| 00EEh | | | 1 |
| 00EFh | | | |
| 00F0h | | | |
| 00F1h | | | |
| 00F2h | | | |
| 00F3h | | | |
| 00F4h | | | |
| 00F5h | | | |
| 00F6h | | | |
| 00F7h | | | |
| 00F8h | | | |
| 00F9h | | | |
| 00FAh | | | |
| 00FBh | | | |
| 00FCh | | | |
| 00FDh | | | |
| 00FEh | | | |
| 00FFh | | + | |
| 001111 | | 1 | [|

Table 4.4SFR Information (4) (1)

X: Undefined

| Address | Register | Symbol | After Reset |
|---|---|---------|-------------|
| 0100h | Timer RA Control Register | TRACR | 00h |
| 0101h | Timer RA I/O Control Register | TRAIOC | 00h |
| 0102h | Timer RA Mode Register | TRAMR | 00h |
| 0103h | Timer RA Prescaler Register | TRAPRE | FFh |
| 0104h | Timer RA Register | TRA | FFh |
| 0105h | LIN Control Register 2 | LINCR2 | 00h |
| 0106h | LIN Control Register | LINCR | 00h |
| 0107h | LIN Status Register | LINST | 00h |
| 0107h | Timer RB Control Register | TRBCR | 00h |
| 0108h | Timer RB One-Shot Control Register | TRBOCR | 00h |
| | Timer RB I/O Control Register | | 00h |
| 010Ah | | TRBIOC | |
| 010Bh | Timer RB Mode Register | TRBMR | 00h |
| 010Ch | Timer RB Prescaler Register | TRBPRE | FFh |
| 010Dh | Timer RB Secondary Register | TRBSC | FFh |
| 010Eh | Timer RB Primary Register | TRBPR | FFh |
| 010Fh | | | |
| 0110h | | | |
| 0111h | | | |
| 0112h | | | |
| 0113h | | | |
| 0114h | 1 | | |
| 0115h | 1 | | |
| 0116h | <u> </u> | | |
| 0117h | 1 | | |
| 0118h | Timer RE Second Data Register / Counter Data Register | TRESEC | 00h |
| 0119h | Timer RE Minute Data Register / Compare Data Register | TREMIN | 00h |
| | Timer RE Hour Data Register | TREMIN | |
| 011Ah | Timer RE Hour Data Register | | 00h |
| 011Bh | Timer RE Day of Week Data Register | TREWK | 00h |
| 011Ch | Timer RE Control Register 1 | TRECR1 | 00h |
| 011Dh | Timer RE Control Register 2 | TRECR2 | 00h |
| 011Eh | Timer RE Count Source Select Register | TRECSR | 00001000b |
| 011Fh | | | |
| 0120h | Timer RC Mode Register | TRCMR | 01001000b |
| 0121h | Timer RC Control Register 1 | TRCCR1 | 00h |
| 0122h | Timer RC Interrupt Enable Register | TRCIER | 01110000b |
| 0123h | Timer RC Status Register | TRCSR | 01110000b |
| 0124h | Timer RC I/O Control Register 0 | TRCIOR0 | 10001000b |
| 0125h | Timer RC I/O Control Register 1 | TRCIOR1 | 10001000b |
| 0126h | Timer RC Counter | TRC | 00h |
| 0127h | | | 00h |
| 0128h | Timer RC General Register A | TRCGRA | FFh |
| 0120h | | TROORA | FFh |
| | Timer RC General Register B | TRCGRB | FFh |
| 012Ah | | IRCGRB | |
| 012Bh | | | FFh |
| 012Ch | Timer RC General Register C | TRCGRC | FFh |
| 012Dh | | | FFh |
| 012Eh | Timer RC General Register D | TRCGRD | FFh |
| 012Fh | | | FFh |
| 0130h | Timer RC Control Register 2 | TRCCR2 | 00011000b |
| 0131h | Timer RC Digital Filter Function Select Register | TRCDF | 00h |
| 0132h | Timer RC Output Master Enable Register | TRCOER | 0111111b |
| 0133h | Timer RC Trigger Control Register | TRCADCR | 00h |
| 0134h | | | |
| 0135h | <u> </u> | | |
| | 1 | | |
| ()136h | | | |
| 0136h 0137h | | | |
| 0137h | | | |
| 0137h 0138h | | | |
| 0137h 0138h 0139h | | | |
| 0137h 0138h 0139h 013Ah | | | |
| 0137h 0138h 0139h 013Ah 013Bh | | | |
| 0137h 0138h 0139h 013Ah 013Bh 013Ch | | | |
| 0137h 0138h 0139h 013Ah 013Bh 013Ch 013Dh | | | |
| 0137h 0138h 0139h 013Ah 013Bh 013Ch | | | |

| Table 4.5 | SFR Informatior | 1 (5) ⁽¹⁾ |
|-----------|-----------------|----------------------|
|-----------|-----------------|----------------------|

| | | . | |
|---|--|----------------------|---|
| Address | Register | Symbol | After Reset |
| 0140h | | | |
| 0141h | | | |
| 0142h | | | |
| 0143h | | | |
| 0144h | | | |
| 0145h | | | |
| 0146h | | | |
| 0147h | | | |
| 0147h | | | |
| | | | |
| 0149h | | | |
| 014Ah | | | |
| 014Bh | | | |
| 014Ch | | | |
| 014Dh | | | |
| 014Eh | | | |
| 014Fh | | | |
| 0150h | | | |
| 0151h | | | |
| 0152h | | | |
| 0153h | | | 1 |
| 0153h 0154h | | | |
| | | | |
| 0155h | | | |
| 0156h | | | |
| 0157h | | | |
| 0158h | | | |
| 0159h | | | |
| 015Ah | | | |
| 015Bh | | | |
| 015Ch | | | |
| 015Dh | | | |
| 015Eh | | | |
| 015Fh | | | |
| 0160h | UART1 Transmit/Receive Mode Register | U1MR | 00h |
| | OARTI Transmit/Receive mode Register | | |
| 01016 | LIADTA Dit Data Dagistar | | VVh |
| 0161h | UART1 Bit Rate Register | U1BRG | XXh |
| 0162h | UART1 Bit Rate Register UART1 Transmit Buffer Register | U1BRG U1TB | XXh |
| 0162h 0163h | UART1 Transmit Buffer Register | U1TB | XXh XXh |
| 0162h 0163h 0164h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 | U1TB U1C0 | XXh XXh 00001000b |
| 0162h 0163h 0164h 0165h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b |
| 0162h 0163h 0164h 0165h 0166h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 | U1TB U1C0 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0165h 0166h 0166h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b |
| 0162h 0163h 0164h 0165h 0166h 0166h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0165h 0166h 0167h 0168h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0168h 0169h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 0169h 016Ah | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Bh 016Bh 016Ch | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0168h 0169h 016Ah 016Bh 016Ch | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0168h 0168h 016Bh 016Ch 016Dh 016Eh | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0168h 0168h 016Bh 016Bh 016Ch 016Eh | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0168h 0168h 016Bh 016Ch 016Ch 016Eh 016Fh 0170h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0166h 0166h 0168h 0168h 0168h 0168h 0168h 016Ch 016Ch 016Fh 016Fh 0170h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0168h 0168h 016Bh 016Ch 016Ch 016Eh 016Fh 0170h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0166h 0166h 0168h 0168h 0168h 0168h 0168h 016Ch 016Ch 016Fh 016Fh 0170h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0168h 016Bh 016Ch 016Ch 016Ch 016Ch 016Fh 0177h 0177h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0168h 0168h 016Ch 016Ch 016Ch 016Ch 016Ch 016Ch 016Fh 0176 0173h 0173h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 0168h 016Bh 016Dh 016Dh 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0173h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0168h 0168h 016Bh 016Bh 016Ch 016Ch 016Ch 016Fh 0170h 0177h 0177h 0177h 0177h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0166h 0166h 0167h 0168h 0168h 0168h 0168h 0168h 0168h 0168h 0168h 0168h 0170h 0177h 0172h 0177h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0166h 0166h 0167h 0168h 0168h 0168h 016Bh 016Bh 016Ch 016Ch 016Ch 016Fh 016Fh 0170h 0177h 0173h 0174h 0175h 0177h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0165h 0166h 0167h 0168h 0168h 0168h 0168h 016Ch 016Ch 016Ch 016Ch 016Ch 016Ch 0170h 0177h 0177h 0177h 0177h 0177h 0177h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0168h 0168h 016Ah 016Ch 016Ch 016Ch 016Ch 016Ch 016Ch 0176h 0177h 0177h 0177h 0178h 0178h 0179h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0168h 0168h 016Bh 016Ch 016Ch 016Ch 016Ch 016Ch 016Ch 0176h 0177h 0173h 0177h 0177h 0177h 0177h 0178h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0168h 0168h 016Ch 016Ch 016Ch 016Ch 016Ch 016Ch 0170h 0177h 0177h 0177h 0177h 0177h 0178h 0179h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0168h 0168h 016Bh 016Ch 016Ch 016Ch 016Ch 016Ch 016Ch 0176h 0177h 0173h 0177h 0177h 0177h 0177h 0178h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0166h 0166h 0167h 0168h 0168h 0168h 016Bh 016Bh 016Ch 016Ch 016Ch 016Ch 016Fh 0176Fh 0177h 0177h 0177h 0177h 0177h 0177h 0177h 0177h 0177h 0177h 0177h 0177h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |
| 0162h 0163h 0164h 0166h 0166h 0167h 0168h 0168h 0168h 0168h 0168h 0168h 0168h 0168h 0168h 0170h 0177h 0177h 0177h 0177h 0177h 0177h 0177h 0178h 0178h 0178h | UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 | U1TB U1C0 U1C1 | XXh XXh 00001000b 00000010b XXh |

SFR Information (6)⁽¹⁾ Table 4.6

| | | | A.(|
|-------------------------|---|---------------|-----------------------|
| Address | Register | Symbol | After Reset |
| 0180h | Timer RA Pin Select Register | TRASR | 00h |
| 0181h | Timer RB/RC Pin Select Register | TRBRCSR | 00h |
| 0182h | Timer RC Pin Select Register 0 | TRCPSR0 | 00h |
| 0183h | Timer RC Pin Select Register 1 | TRCPSR1 | 00h |
| 0184h | | | |
| 0185h | | | |
| 0186h | | | |
| 0187h | | | |
| 0188h | UARTO Pin Select Register | U0SR | 00h |
| 0189h | UART1 Pin Select Register | U1SR | 00h |
| | UART2 Pin Select Register 0 | U2SR0 | 00h |
| 018Ah | UARTZ PIN Select Register 0 | | |
| 018Bh | UART2 Pin Select Register 1 | U2SR1 | 00h |
| 018Ch | SSU/IIC Pin Select Register | SSUIICSR | 00h |
| 018Dh | | | |
| 018Eh | INT Interrupt Input Pin Select Register | INTSR | 00h |
| 018Fh | I/O Function Pin Select Register | PINSR | 00h |
| 0190h | | | |
| 0191h | | | |
| 0192h | | | |
| 0193h | SS Bit Counter Register | SSBR | 11111000b |
| 0193h | SS Transmit Data Register L / IIC bus Transmit Data Register ⁽²⁾ | SSTDR / ICDRT | FFh |
| | | | |
| 0195h | SS Transmit Data Register H (2) | SSTDRH | FFh |
| 0196h | SS Receive Data Register L / IIC bus Receive Data Register (2) | SSRDR / ICDRR | FFh |
| 0197h | SS Receive Data Register H (2) | SSRDRH | FFh |
| 0198h | SS Control Register H / IIC bus Control Register 1 (2) | SSCRH / ICCR1 | 00h |
| 0199h | SS Control Register L / IIC bus Control Register 2 ⁽²⁾ | SSCRL / ICCR2 | 01111101b |
| | | SSMR / ICMR | 00010000b / 00011000b |
| 019Ah | SS Mode Register / IIC bus Mode Register (2) | | |
| 019Bh | SS Enable Register / IIC bus Interrupt Enable Register ⁽²⁾ | SSER / ICIER | 00h |
| 019Ch | SS Status Register / IIC bus Status Register (2) | SSSR / ICSR | 00h / 0000X000b |
| 019Dh | SS Mode Register 2 / Slave Address Register (2) | SSMR2 / SAR | 00h |
| 019Eh | | | |
| 019Fh | | | |
| 01A0h | | | |
| | | | |
| 01A1h | | | |
| 01A2h | | | |
| 01A3h | | | |
| 01A4h | | | |
| 01A5h | | | |
| 01A6h | | | |
| 01A7h | | | |
| 01A8h | | | |
| 01A9h | | | |
| 01AAh | | | - |
| 01ABh | | | |
| | | | |
| 01ACh | | | |
| 01ADh | | | |
| 01AEh | | | |
| 01AFh | | | |
| 01B0h | | | |
| 01B1h | | | |
| 01B2h | Flash Memory Status Register | FST | 10000X00b |
| 01B3h | | | |
| 01B4h | Flash Memory Control Register 0 | FMR0 | 00h |
| 01B5h | Flash Memory Control Register 1 | FMR1 | 00h |
| 01B6h | Flash Memory Control Register 2 | FMR2 | 00h |
| 01B01 01B7h | | | |
| | | | |
| 01B8h | | | |
| 01B9h | | | |
| 01BAh | | | |
| 01BBh | | | |
| 01BCh | | | |
| | | | 1 |
| 01BDh | | | |
| | | | |
| 01BDh 01BEh 01BFh | | | |

SFR Information (7)⁽¹⁾ Table 4.7

X: Undefined

Notes: 1. The blank areas are reserved and cannot be accessed by users. 2. Selectable by the IICSEL bit in the SSUIICSR register.



| Table 4.8 | SFR Information (8) ⁽¹⁾ |
|-----------|------------------------------------|
|-----------|------------------------------------|

| Address Register Symbol Attresset 01Cbh Address Match Interrupt Register 0 RMAD 0 XXh 01Cbh Address Match Interrupt Enable Register 0 AIER0 0000/XXXb 01Cbh Address Match Interrupt Enable Register 1 AIER1 00h 01Cbh Address Match Interrupt Enable Register 1 AIER1 0h 01Cbh Address Match Interrupt Enable Register 1 AIER1 0h 01Cbh Address Match Interrupt Enable Register 1 AIER1 0h 01Cbh Interrupt Enable Register 1 AIER1 Interrupt Enable Register 1 01Cbh Interrupt Enable Register 1 AIER1 Interrupt Enable Register 1 01Cbh Interrupt Enable Register 1 Interrupt Enable Register 1 Interrupt Enable Register 1 01Cbh Interrupt Enable Register 1 Interrupt Enable Register 1 Interrupt Enable Register 1 | A -1.1 | | 0 | A4 D (|
|---|--------------|---|--------|-----------|
| OTOTAL XN 000XXXXb 01C2h Address Match Interrupt Enable Register 0 AIERO 006 01C3h Address Match Interrupt Register 1 RMAD1 XXh 01C3h Address Match Interrupt Register 1 AIERO 000 01C3h Address Match Interrupt Enable Register 1 AIER1 00h 01C3h Address Match Interrupt Enable Register 1 AIER1 00h 01C3h Address Match Interrupt Enable Register 1 AIER1 00h 01C3h - - - - 01C3h - - - - - 01C3h - - - - - - 01C3h - <t< td=""><td></td><td></td><td></td><td></td></t<> | | | | |
| 0102h Adress Match Interrupt Enable Register 0 AER 0000XXXXb 0102h Address Match Interrupt Register 1 RMAD1 XXh 0102bn Address Match Interrupt Register 1 AIER1 000 0102bn Address Match Interrupt Enable Register 1 AIER1 000 0102bn Address Match Interrupt Enable Register 1 AIER1 000 0102bn Address Match Interrupt Enable Register 1 AIER1 000 0102bn Interrupt Enable Register 1 AIER1 000 0102bn Interrupt Enable Register 1 Interrupt Enable Register 1 Interrupt Enable Register 1 0102bn Interrupt Enable Register 1 Interrupt Enable Register 1 Interrupt Enable Register 1 Interrupt Enable Register 1 0102bn Interrupt Enable Register 1 Interrupt Enable R | | Address Match Interrupt Register 0 | RMAD0 | |
| 01C3h Address Match Interrupt Register 0 AIER0 Ohn 01C3h Address Match Interrupt Register 1 RMAD1 XXh 01C6h Address Match Interrupt Enable Register 1 AIER1 00h 01C6h AIdress Match Interrupt Enable Register 1 AIER1 00h 01C6h Image: Comparison of the second of | | | | |
| OTCAh Address Match Interrupt Register 1 NAh XXh OTCSh 0000XXXXb 0000XXXb 0000XXXb OTCSh 01Ch Address Match Interrupt Enable Register 1 AIE1 00h OTCSh 0 0 0 0 0 OTCSh 0 0 0 0 0 OTCSh 0 0 0 0 0 OTCSh 0 0 0 0 0 0 OTCSh 0 </td <td></td> <td></td> <td></td> <td>0000XXXXb</td> | | | | 0000XXXXb |
| OTCSh XXh XXh OTCSh Address Match Interrupt Enable Register 1 AIER1 Oth OTCSh Address Match Interrupt Enable Register 1 AIER1 Oth OTCSh Image: Comparison of the second of the secon | 01C3h | Address Match Interrupt Enable Register 0 | AIER0 | 00h |
| OTCSh XXh XXh OTCSh Address Match Interrupt Enable Register 1 AIER1 Oth OTCSh Address Match Interrupt Enable Register 1 AIER1 Oth OTCSh Image: Comparison of the second of the secon | 01C4h | | RMAD1 | XXh |
| 0102h Adress Match Interrupt Enable Register 1 AIR1 0000XXXXb 0102h Adress Match Interrupt Enable Register 1 AIR1 00h 0102h Adress Match Interrupt Enable Register 1 Image: Comparison of the compa | | | | |
| 01C7h Address Match Interrupt Enable Register 1 AIER1 00h 01C8h | | | | |
| 01C8h | | Address Motoh Interrunt Englis Deviator 1 | | |
| 0102h | | Address Match Interrupt Enable Register 1 | AIER1 | UUN |
| 01CAh | | | | |
| 01CBh | | | | |
| 01CCh | 01CAh | | | |
| 01CCh | 01CBh | | | |
| 01CDh | | | | |
| 01CEh | | | | |
| 01CFh | | | | |
| OfDDn | | | | |
| 01D1h | | | | |
| 01D2h | | | | |
| 01D3h | 01D1h | | | |
| 01D3h | 01D2h | | | |
| 0104h | | | 1 | |
| 0105h | | | | |
| 0106h | | | | - |
| 0107h | | | | |
| 0109h | | | | |
| 0109h | | | | |
| 01DAh | | | | |
| 01DAh | 01D9h | | | |
| 01DBh | | | | |
| 01DCh | | | | |
| 01DDh | | | - | |
| 01DEh Pull-Up Control Register 0 PUR0 00h 01Eih Pull-Up Control Register 1 PUR1 00h 01E3h PUR1 00h 01E3h < | | | | |
| 01DFh Pull-Up Control Register 0 PUR0 00h 01E1h Pull-Up Control Register 1 00h 01E2h 00h 01E2h PUR1 00h 01E3h 00h 01E3h PUR1 00h 01E3h 00h 01E3h PUR1 00h 01E3h 01E3h 01E3h 01E3h PUR1 PUR1 01h 01E3h 00h 01F3h 00h 01F3h | | | | |
| O1E0h PuIk-Up Control Register 0 PUR0 O0h 01E1h PuIk-Up Control Register 1 PUR1 O0h 01E3h 01E3h 01E3h 01E3h 01E4h | | | | |
| 01E1h Pull-Up Control Register 1 PUR1 00h 01E2h | | | | |
| 01E1h Pull-Up Control Register 1 PUR1 00h 01E2h 01E3h 01E3h 01E4h 01E6h | 01E0h | Pull-Up Control Register 0 | PUR0 | 00h |
| 01E2h | 01E1h | | PUR1 | 00h |
| 01E3h | | | | |
| 01E4h | | | | |
| 01E5h | | | | |
| 01E6h | 01E4h | | | |
| 01E7h | | | | |
| 01E8hImage: constraint of the second sec | | | | |
| 01E9h | 01E7h | | | |
| 01E9h | 01E8h | | | |
| 01EAhImage: constraint of the second sec | | | | |
| 01EBh01ECh01ECh01ECh | | | | |
| 01ECh | | | | |
| 01EDhImage: constraint of the second sec | | | | |
| 01EEhImage: constraint of the second sec | | | | |
| 01EFhPort P1 Drive Capacity Control RegisterP1DRR00h01F0hPort P2 Drive Capacity Control RegisterP2DRR00h01F2hDrive Capacity Control Register 0DRR000h01F3hDrive Capacity Control Register 1DRR100h01F5hInput Threshold Control Register 0VLT000h01F6hInput Threshold Control Register 1VLT000h01F6hInput Threshold Control Register 1VLT100h01F7h00h00h01F8h00h01F8hComparator B Control Register 0INTCMP00h01F8hComparator B Control Register 0INTEN00h01FAhExternal Input Enable Register 0INTEN00h01FChINT Input Filter Select Register 0INTF00h01FChINT Input Filter Select Register 0INTF00h01FChINT00h01FBh00h01FChINTNother00h01FChINT Input Filter Select Register 0INTF00h01FChINT00h00h00h01FChINTNother00h01FChKey Input Enable Register 0KIEN00h01FFhVV00h00h | | | | |
| 01F0hPort P1 Drive Capacity Control RegisterP1DRR00h01F1hPort P2 Drive Capacity Control Register 0DRR000h01F2hDrive Capacity Control Register 0DRR000h01F3hDrive Capacity Control Register 1DRR100h01F4h01F5hInput Threshold Control Register 0VLT000h01F6hInput Threshold Control Register 1VLT000h01F7h01F8hComparator B Control Register 0INTCMP00h01F8hComparator B Control Register 0INTEN00h01F8hComparator B Control Register 0INTF00h01F0hControl Register 0INTF00h01F0hControl Register 0INTF00h01F6hINT Input Filter Select Register 0INTF00h01F6hControl Register 0INTF00h01F6hKey Input Enable Register 0KIEN00h01F6hControl Register 0Control Register 0Control Register 001F6hControl Register 0Control Register 0 | | | | |
| 01F0hPort P1 Drive Capacity Control RegisterP1DRR00h01F1hPort P2 Drive Capacity Control Register 0DRR000h01F2hDrive Capacity Control Register 0DRR000h01F3hDrive Capacity Control Register 1DRR100h01F4h01F5hInput Threshold Control Register 0VLT000h01F6hInput Threshold Control Register 1VLT000h01F7h01F8hComparator B Control Register 0INTCMP00h01F8hComparator B Control Register 0INTEN00h01F8hComparator B Control Register 0INTF00h01F0hControl Register 0INTF00h01F0hControl Register 0INTF00h01F6hINT Input Filter Select Register 0INTF00h01F6hControl Register 0INTF00h01F6hKey Input Enable Register 0KIEN00h01F6hControl Register 0Control Register 0Control Register 001F6hControl Register 0Control Register 0 | 01EFh | | | |
| 01F1hPort P2 Drive Capacity Control RegisterP2DRR00h01F2hDrive Capacity Control Register 0DRR000h01F3hDrive Capacity Control Register 1DRR100h01F4h01F5hInput Threshold Control Register 0VLT000h01F6hInput Threshold Control Register 1VLT100h01F7h01F8hComparator B Control Register 0INTCMP00h01F9h01FAhExternal Input Enable Register 0INTEN00h01FBh01FChINT Input Filter Select Register 0INTF00h01FDh </td <td></td> <td>Port P1 Drive Capacity Control Register</td> <td>P1DRR</td> <td>00h</td> | | Port P1 Drive Capacity Control Register | P1DRR | 00h |
| 01F2hDrive Capacity Control Register 0DRR000h01F3hDrive Capacity Control Register 1DRR100h01F4h01F5hInput Threshold Control Register 0VLT000h01F6hInput Threshold Control Register 1VLT100h01F7h01F8hComparator B Control Register 0INTCMP00h01F9h01F8hExternal Input Enable Register 0INTEN00h01F8h01F8hINT Input Filter Select Register 0INTF00h01FCh </td <td>01F1h</td> <td>Port P2 Drive Capacity Control Register</td> <td></td> <td></td> | 01F1h | Port P2 Drive Capacity Control Register | | |
| 01F3h Drive Capacity Control Register 1 DRR1 00h 01F4h 01F5h Input Threshold Control Register 0 VLT0 00h 01F6h Input Threshold Control Register 1 VLT1 00h 01F7h 01F8h Comparator B Control Register 0 INTCMP 00h 01F9h 01F8h Comparator B Control Register 0 INTEM 00h 01F8h External Input Enable Register 0 INTEN 00h 01FBh 00h 00h 00h | | | | |
| 01F4h VLT0 00h 01F5h Input Threshold Control Register 0 VLT0 00h 01F6h Input Threshold Control Register 1 VLT1 00h 01F7h VLT1 00h 00h 01F8h Comparator B Control Register 0 INTCMP 00h 01F9h INTEN 00h 00h 01F8h External Input Enable Register 0 INTEN 00h 01F8h INT Input Filter Select Register 0 INTF 00h 01FCh INT Input Filter Select Register 0 INTF 00h 01FCh INT Input Filter Select Register 0 INTF 00h 01FEh Key Input Enable Register 0 KIEN 00h 01FFh | | | | |
| 01F5h Input Threshold Control Register 0 VLT0 00h 01F6h Input Threshold Control Register 1 VLT1 00h 01F7h 01F8h Comparator B Control Register 0 INTCMP 00h 01F9h 01FAh External Input Enable Register 0 INTEN 00h 01FBh 01FCh INT Input Filter Select Register 0 INTF 00h 01FDh 01FCh INT Input Filter Select Register 0 INTF 00h 01FDh 01FFh Key Input Enable Register 0 KIEN 00h | | Drive Capacity Control Register 1 | UKK1 | UUN |
| 01F6h Input Threshold Control Register 1 VLT1 00h 01F7h INTCMP 00h 01F8h Comparator B Control Register 0 INTCMP 00h 01F9h INTEN 00h 01FAh External Input Enable Register 0 INTEN 00h 01FBh INTFN 00h 01FCh INT Input Filter Select Register 0 INTF 00h 01FDh INTFN 00h 01FDh INTF 00h 01FEh Key Input Enable Register 0 KIEN 00h 01FFh VLT1 00h INTF INTF | | | | |
| 01F6h Input Threshold Control Register 1 VLT1 00h 01F7h INTCMP 00h 01F8h Comparator B Control Register 0 INTCMP 00h 01F9h INTEN 00h 01FAh External Input Enable Register 0 INTEN 00h 01FBh INTFN 00h 01FCh INT Input Filter Select Register 0 INTF 00h 01FDh INTFN 00h 01FDh INTF 00h 01FEh Key Input Enable Register 0 KIEN 00h 01FFh VLT1 00h INTF INTF | | | VLT0 | 00h |
| 01F7h Image: Constraint of C | | Input Threshold Control Register 1 | VLT1 | 00h |
| 01F8h Comparator B Control Register 0 INTCMP 00h 01F9h INTEN 00h 01FAh External Input Enable Register 0 INTEN 00h 01FBh INT Input Filter Select Register 0 INTF 00h 01FCh INT Input Filter Select Register 0 INTF 00h 01FDh INTF 00h 01FEh Key Input Enable Register 0 KIEN 00h 01FFh View Input Enable Register 0 Kien 00h | | · · · · · · · · · · · · · · · · · · · | | |
| 01F9h INTEN 00h 01FAh External Input Enable Register 0 INTEN 00h 01FBh INT Input Filter Select Register 0 INTF 00h 01FDh INTF 00h 01FEh Key Input Enable Register 0 KIEN 00h 01FFh Intersection of the select Register 0 Intersection of the select Register 0 | 01F8h | Comparator B Control Register 0 | INTCMP | 00h |
| 01FAh External Input Enable Register 0 INTEN 00h 01FBh 01FCh INT Input Filter Select Register 0 INTF 00h 01FDh 01FDh 00h 00h 01FEh Key Input Enable Register 0 KIEN 00h 01FFh 00h 00h 00h | | | | |
| 01FBh 01FCh INT Input Filter Select Register 0 INTF 00h 01FDh 01FEh Key Input Enable Register 0 KIEN 00h 01FFh 01FFh 00h 00h 00h | | Esternel Innut English Deviator (| | 0.01 |
| 01FCh INT Input Filter Select Register 0 INTF 00h 01FDh 01FEh KIEN 00h 01FFh KIEN 00h | | External input Enable Register U | INTEN | UUN |
| 01FDh 01FEh 01FEh Key Input Enable Register 0 01FFh KIEN | | | | |
| 01FDh 01FEh 01FEh Key Input Enable Register 0 01FFh KIEN | | INT Input Filter Select Register 0 | INTF | 00h |
| 01FEh Key Input Enable Register 0 KIEN 00h 01FFh 00h | | | | |
| 01FFh | 01FEh | Key Input Enable Register 0 | KIEN | 00h |
| | | | | |
| | X: Undefined | | 1 | |

| Address | Register | Symbol | After Reset |
|-----------------|--------------------------|--------|-------------|
| 2C00h | DTC Transfer Vector Area | | XXh |
| 2C01h | DTC Transfer Vector Area | | XXh |
| 2C02h | DTC Transfer Vector Area | | XXh |
| 2C03h | DTC Transfer Vector Area | | XXh |
| 2C04h | DTC Transfer Vector Area | | XXh |
| 2C05h | DTC Transfer Vector Area | | XXh |
| 2C06h | DTC Transfer Vector Area | | XXh |
| 2C07h | DTC Transfer Vector Area | | XXh |
| 2C08h | DTC Transfer Vector Area | | XXh |
| 2C09h | DTC Transfer Vector Area | | XXh |
| 2C0Ah | DTC Transfer Vector Area | | XXh |
| : | DTC Transfer Vector Area | | XXh |
| : | DTC Transfer Vector Area | | XXh |
| 2C3Ah | DTC Transfer Vector Area | | XXh |
| 2C3Bh | DTC Transfer Vector Area | | XXh |
| 2C3Ch | DTC Transfer Vector Area | | XXh |
| 2C3Dh | DTC Transfer Vector Area | | XXh |
| 2C3Eh | DTC Transfer Vector Area | | XXh |
| 2C3Fh | DTC Transfer Vector Area | DTODO | XXh |
| 2C40h | DTC Control Data 0 | DTCD0 | XXh |
| 2C41h | 4 | | XXh |
| 2C42h 2C43h | 4 | | XXh XXh |
| 2C43h 2C44h | 4 | | XXh |
| 2C4411 2C45h | 4 | | XXh |
| 2C45h | 4 | | XXh |
| 2C4011 2C47h | 4 | | XXh |
| 2C48h | DTC Control Data 1 | DTCD1 | XXh |
| 2C49h | | ысы | XXh |
| 2C43h | - | | XXh |
| 2C4Bh | - | | XXh |
| 2C4Ch | 4 | | XXh |
| 2C4Dh | 4 | | XXh |
| 2C4Eh | 4 | | XXh |
| 2C4Fh | 4 | | XXh |
| 2C50h | DTC Control Data 2 | DTCD2 | XXh |
| 2C51h | | - | XXh |
| 2C52h | 1 | | XXh |
| 2C53h | 1 | | XXh |
| 2C54h | 1 | | XXh |
| 2C55h | | | XXh |
| 2C56h | | | XXh |
| 2C57h | 1 | | XXh |
| 2C58h | DTC Control Data 3 | DTCD3 | XXh |
| 2C59h | | | XXh |
| 2C5Ah | | | XXh |
| 2C5Bh | | | XXh |
| 2C5Ch | | | XXh |
| 2C5Dh | | | XXh |
| 2C5Eh |] | | XXh |
| 2C5Fh |] | | XXh |
| 2C60h | DTC Control Data 4 | DTCD4 | XXh |
| 2C61h |] | | XXh |
| 2C62h |] | | XXh |
| 2C63h |] | | XXh |
| 2C64h | | | XXh |
| 2C65h | | | XXh |
| 2C66h | | | XXh |
| 2C67h | | | XXh |
| 2C68h | DTC Control Data 5 | DTCD5 | XXh |
| 2C69h |] | | XXh |
| 2C6Ah |] | | XXh |
| 2C6Bh |] | | XXh |
| 2C6Ch |] | | XXh |
| 2C6Dh |] | | XXh |
| 2C6Eh |] | | XXh |
| | | | XXh |

SFR Information (9)⁽¹⁾ Table 4.9

| 2270h DTC Control Data 6 DTC Source Data 6 XNn 2277h XNn XNn 2277h XNn XNn 277h XNn XNn | Address | Register | Symbol | After Reset |
|---|---------|---------------------|--------|-------------|
| 2271h Xh 2272h Xh 2273h Xh 2274h Xh 2274h Xh 2274h Xh 2274h Xh 2277h Xh 227h DTC Control Data 7 227h Xh 228h DTC Control Data 8 228h DTC Control Data 9 228h DTC Control Data 10 228h DTC Control Data 10 | | | | |
| 2272h Xh 2273h Xh 2273h Xh 2273h Xh 2275h Xh 2275h Xh 277b | | | | |
| 2273h Xh 2274h Xh 2277h Xh 2277h Xh 2277h Xh 2277h DTC Control Data 7 Xh 2277h Xh Xh 2267h Xh Xh 2268h DTC Control Data 8 DTCD8 Xh 2268h ZCRh Xh Xh 2268h ZCRh Xh Xh 2268h ZCRh Xh Xh 2268h ZCRh Xh Xh 2268h DTC Control Data 10 DTCD10 Xh 2268h ZCRh Xh | | 4 | | |
| 2273h Xh 2275h Xh 2277h DTC control Data 7 277b DTC control Data 7 277b DTC control Data 7 277b Xh 277b <t< td=""><td></td><td>4</td><td></td><td></td></t<> | | 4 | | |
| 2278h Xh 2277h Xh 2267h Yh 2268h Xh 2268h Xh <td></td> <td>4</td> <td></td> <td></td> | | 4 | | |
| 2C7/h XXh 2C8/h XXh 2C8/h </td <td></td> <td>4</td> <td></td> <td></td> | | 4 | | |
| 2C77h Xh 2C78h DTC Control Data 7 2C78h XKh 2C78h XKh 2C78h XKh 2C78h XKh 2C7Rh XKh 2C7Rh XKh 2C7bh XKh 2C8bh DTC Control Data 8 2C8bh XXh | | 4 | | |
| 2C78h DTC Control Data 7 XXh 2C79h XXh XXh 2C77h XXh XXh 2C77h XXh XXh 2C77h XXh XXh 2C7bh XXh XXh 2C7bh XXh XXh 2C7bh XXh XXh 2C7bh XXh XXh 2C68h XXh XXh 2C8h XXh XXh 2C8h </td <td></td> <td>4</td> <td></td> <td></td> | | 4 | | |
| 2C79h XXh 2C7Ah XXh 2C7Bh XXh 2C7Ch XXh 2C7Ch XXh 2C7Fh XXh 2C60h DTC Control Data 8 2C62h XXh | | DTO Original Data 7 | DTOD7 | |
| 2C7Ah Xxh 2C7Bh Xxh 2C7Ch Xxh 2C7Dh Xxh 2C7Dh Xxh 2C7Dh Xxh 2C7Dh Xxh 2C7Dh Xxh 2C7Ph Xxh 2C81h Xxh 2C84h Xxh 2C87h Xxh 2C87h </td <td></td> <td>DIC Control Data 7</td> <td>DICD7</td> <td></td> | | DIC Control Data 7 | DICD7 | |
| 2C7Rh Xh 2C7Ch Xh 2C8h Xh 2C | | 4 | | |
| 2C7Ch Xin 2C7Dh Xin 2C7Fh Xin 2C7Fh Xin 2C7Fh Xin 2C87h Xin 2C87h Xin 2C88h Xin 2C88h </td <td></td> <td></td> <td></td> <td></td> | | | | |
| 2C7Dh Xh 2C7Fh Xh 2C80h DTC Control Data 8 2C81h Xh 2C85h Xh 2C85h Xh 2C85h Xh 2C86h Xh 2C87h Xh 2C88h | | | | |
| 2C7Eh Xh 2C7Fh Xh 2C7Fh Xh 2C8h DTC Control Data 8 2C8h Xh 2C8h TC Control Data 9 2C8h DTC Control Data 9 2C8h TC Control Data 9 2C8h TC Control Data 9 2C8h DTC Control Data 9 2C8h Xh 2C9h Xh 2C9h Xh 2C9h Xh 2C3h Xh 2C3h Xh 2C3h Xh </td <td></td> <td></td> <td></td> <td></td> | | | | |
| 2C7Fh Xh 2C80h DTC Control Data 8 Xh 2C81h DTC Control Data 8 Xh 2C81h Xh Xh 2C81h Cash Xh 2C81h Control Data 9 Xh 2C81h DTC Control Data 9 Xh 2C81h DTC Control Data 10 DTCD9 Xh 2C82h Xh Xh Xh 2C82h Xh Xh Xh 2C82h TC Control Data 10 DTCD10 Xh 2C82h Xh Xh Xh 2C82h TC Control Data 10 TC Control Data 10 Xh 2C82h Xh Xh Xh 2C82h Xh Xh Xh 2C82h Xh Xh Xh < | | | | |
| 12 C30h 2 C3h 2 C3h | | | | |
| 2281h Xh 2C32h Xh 2C33h Xh 2C34h Xh 2C35h Xh 2C36h TC Control Data 9 2C38h DTC Control Data 9 2C38h Xh 2C38h TC Control Data 9 2C38h DTC Control Data 9 2C38h Xh 2C38h TC Control Data 10 2C39h TC Control Data 11 2C39h TC Control Data 12 2C4Ah TXh 2C39h TC Control Data 12 2C4Ah TXh | | | | |
| 2C82h Xxh Xxh 2C83h Xxh Xxh 2C83h Xxh Xxh 2C88h DTC Control Data 9 Xxh 2C88h DTC Control Data 9 Xxh 2C88h Xxh Xxh 2C89h Xxh Xxh 2C99h Xxh Xxh <td></td> <td>DTC Control Data 8</td> <td>DTCD8</td> <td></td> | | DTC Control Data 8 | DTCD8 | |
| 2/283h 2/264h Xxh 2/268h Xxh Xxh 2/269h Xxh Xxh | 2C81h | | | XXh |
| 2/283h 2/264h Xxh 2/268h Xxh Xxh 2/269h Xxh Xxh | 2C82h |] | | |
| 2C84h Xxh Xxh 2C85h Xxh Xxh 2C88h DTC Control Data 9 Xxh 2C88h DTC Control Data 9 Xxh 2C88h Xxh Xxh 2C99h DTC Control Data 10 DTCD10 Xxh 2C99h Xxh Xxh Xxh | 2C83h |] | | XXh |
| 20285h 20287h 20288h 20289h 20289h 20289h 20289h 20289h 20289h 20289h 20289h 20289h 20289h 20289h 20289h 20289h 20289h 20289h 20297h 20297h 20297h 20299h 20209h 20299h 20299h 2020000000000 | 2C84h | 1 | | |
| 2088h Xxh 2087h Xxh 2088h DTC Control Data 9 Xxh 2088h DTC Control Data 9 Xxh 2088h Xxh Xxh 2088h TC Control Data 10 DTCD10 Xxh 2099h DTC Control Data 10 Xxh Xxh 2099h Z099h Xxh Xxh 2099h Z099h Xxh Xxh 2099h DTC Control Data 11 Xxh Xxh 2099h Z099h Xxh Xxh 2099h DTC Control Data 11 Xxh Xxh 2099h Xxh Xxh Xxh 2099h DTC Control Data 12 Xxh Xxh | | 1 | | |
| 2287h Xh 2288h DTC Control Data 9 Xh 2288h DTC Control Data 9 Xh 2288h Xh Xh 2088h Xh Xh 2088h Xh Xh 2088h Xh Xh 2089h Xh Xh 2089h Xh Xh 2089h TC Control Data 10 Xh 2089h DTC Control Data 10 Xh 2099h DTC Control Data 10 Xh 2099h ZCGah Xh 2099h DTC Control Data 10 Xh 2099h ZCGah Xh 2099h DTC Control Data 11 Xh 2099h DTC Control Data 11 Xh 2099h ZCGah Xh 2099h DTC Control Data 11 Xh 2099h ZCGah Xh 2099h DTC Control Data 11 Xh 2099h ZCGAh Xh 2099h ZCGAh Xh | | 1 | | |
| 2288h DTC Control Data 9 Xh 2C88h Xh Xh 2C88h DTC Control Data 10 DTCD10 Xh 2C93h Xh Xh Xh 2C93h DTC Control Data 11 DTCD11 Xh 2C98h DTC Control Data 11 Xh Xh 2C98h DTC Control Data 12 Xh Xh 2C97h Xh Xh Xh 2C40h Xh Xh Xh | | 1 | | |
| 20289h Xxh 20284h Xxh 20284h Xxh 2028bh Xxh 2028bh Xxh 2028bh Xxh 2028bh Xxh 2028bh Xxh 2028bh DTC Control Data 10 2029th DTC Control Data 10 2029th Xxh 2029th Xxh 2039h ZCGayh 2039h DTC Control Data 10 2039h DTC Control Data 10 2039h ZCGayh 2039h ZCGayh 2039h DTC Control Data 11 2039h DTC Control Data 11 2039h ZCGayh 2039h ZCGayh 2039h DTC Control Data 11 2039h ZCGayh 2039h ZCGayh 2039h ZCGayh 2030h ZCArth 2030h ZCArth 2040h ZC Control Data 12 2040h ZCArth 2040h Z | | DTC Control Data 9 | DTCD9 | |
| 228Ah Xxh 228Bh Xxh 229th Xxh 2293h Xxh 2298h DTC Control Data 11 Xxh 2299h DTC Control Data 11 Xxh 229gh Xxh Xxh 220gh | | 4 | | |
| 2268h Xxh 2268bh Xxh 2268bh Xxh 2268bh Xxh 2268bh Xxh 2268bh Xxh 2269th DTC Control Data 10 2269th Xxh 2269th Xxh 2269th Xxh 2269th Xxh 229th Xxh 220th Xxh 220th Xxh 220th Xxh | | 4 | | |
| 2280h Xxh 2282h Xxh 2282h Xxh 2289h Xxh 2291h Xxh 2293h Xxh 2294h Xxh 2295h Xxh 2295h Xxh 2295h Xxh 2205h Xxh 2205h Xxh 2205h Xxh 2205h Xxh 2205h </td <td></td> <td>4</td> <td></td> <td></td> | | 4 | | |
| 2280h Xh Xh 228Fh Xh Xh 2209h DTC Control Data 10 Xh Xh 2291h Xh Xh Xh 2093h ZC93h Xh Xh 2093h Xh Xh Xh 2093h DTC Control Data 11 DTCD11 Xh 2093h Xh Xh Xh 2093h Xh Xh Xh 2093h DTC Control Data 11 DTCD11 Xh 2093h Xh Xh Xh 2093h Xh Xh Xh 2093h Xh Xh Xh 2004h Xh Xh | | 4 | | |
| 2C8Eh Xxh 2C9Bh Xxh 2C90h DTC Control Data 10 Xxh 2C93h Xxh 2C96h Xxh 2C98h DTC Control Data 11 2C98h DTC Control Data 11 2C98h DTC Control Data 11 2C98h ZC98h 2C98h DTC Control Data 11 2C98h Xxh 2C98h Xxh 2C98h ZC98h 2C98h DTC Control Data 11 2C98h DTC Control Data 12 ZCA0h Xxh 2C98h Xxh 2C40h Xxh 2C40h Xxh 2CA3h Xxh 2CA3h Xxh 2CA4h Xxh 2CA8h DTC Control Data 13 | | 4 | | |
| 2C8Fh Xxh 2C90h DTC Control Data 10 DTCD10 XXh 2C92h XXh XXh XXh 2C93h Xxh XXh XXh 2C93h XXh XXh XXh 2C93h XXh XXh XXh 2C93h XXh XXh XXh 2C95h XXh XXh XXh 2C97h DTC Control Data 11 DTCD11 XXh 2C98h DTC Control Data 11 XXh XXh 2C98h DTC Control Data 11 XXh XXh 2C97h XXh XXh XXh 2C98h DTC Control Data 11 XXh XXh 2C97h XXh XXh XXh 2C97h XXh XXh XXh 2C97h ZC4h XXh XXh 2C97h ZC4h XXh XXh 2C42h XXh XXh XXh 2CA2h XXh XXh XXh | | 4 | | |
| 2030h DTC Control Data 10 XXh 2031h Z032h XXh 2033h Z033h XXh 2036h Z036h XXh 2036h Z036h XXh 2037h XXh XXh 2038h DTC Control Data 11 DTCD10 XXh 2039h DTC Control Data 11 XXh XXh 2039h Z03Ph XXh XXh 2039h Z03Ph XXh XXh 2039h Z03Ph XXh XXh 2039h Z03Ph XXh XXh 2030h XXh XXh XXh 2031h ZCAth XXh XXh 2031h ZCAth XXh XXh 2032h ZCAth XXh XXh 2032h ZCAth | | 4 | | |
| 2C31h XXh 2C33h XXh 2C34h XXh 2C35h XXh 2C36h XXh 2C39h XXh 2C39h XXh 2C39h XXh 2C39h DTC Control Data 11 2C39h DTC Control Data 11 2C39h XXh 2C4h XXh 2CAh XXh 2CAh XXh 2CAth XXh 2CAth XXh | | DTC Control Data 10 | DTCD10 | |
| 2C32h XXh 2C33h XXh 2C35h XXh 2C36h XXh 2C39h XXh 2C39h DTC Control Data 11 XXh 2C39h DTC Control Data 11 XXh 2C39h DTC Control Data 11 XXh 2C39h XXh XXh 2C4h XXh XXh 2CAh XXh XXh 2CAh XXh XXh 2CAh XXh XXh < | | DIC Control Data 10 | DICDIO | |
| 2C93h Xh 2C93h Xh 2C96h Xh 2C97h Xh 2C98h DTC Control Data 11 2C99h Xh 2C4Ah Xh 2CAh Xh 2CAAh Xh | | 4 | | |
| 2C94h XXh 2C95h XXh 2C97h XXh 2C97h XXh 2C97h XXh 2C98h DTC Control Data 11 XXh 2C99h XXh 2C9Fh XXh 2C9Fh XXh 2C4Ah DTC Control Data 12 2CA0h DTC Control Data 12 2CA3h XXh 2CA3h XXh 2CA3h XXh 2CA6h XXh 2CA8h DTC Control Data 13 2CA9h ZXAh 2CA2h XXh 2CA2h XXh 2CA2h XXh 2CA8h DTC Control Data 13 2CA9h ZXAh 2CA2h XXh 2CA2h XXh <td></td> <td>4</td> <td></td> <td></td> | | 4 | | |
| 2C95h XXh 2C97h XXh 2C98h DTC Control Data 11 XXh 2C98h DTC Control Data 11 XXh 2C99h XXh XXh 2C99h XXh XXh 2C99h XXh XXh 2C99ch XXh XXh 2C99ch XXh XXh 2C99ch XXh XXh 2C99ch XXh XXh 2C9Fh XXh XXh 2C9Fh DTC Control Data 12 DTCD12 XXh 2CA0h DTC Control Data 12 DTCD12 XXh 2CA2h XXh XXh XXh 2CA2h XXh XXh XXh 2CA3h XXh XXh XXh 2CA6h XXh XXh XXh 2CA6h XXh XXh XXh 2CA6h DTC Control Data 13 DTC D13 XXh 2CA2h XAh XXh XXh 2CA2h | | 4 | | |
| 2C96h Xxh 2C97h Xxh 2C99h DTC Control Data 11 Xxh 2C99h Xxh Xxh 2C99h Xxh Xxh 2C99h Xxh Xxh 2C98h DTC Control Data 12 Xxh 2CA0h DTC Control Data 12 Xxh 2CA3h Xxh Xxh 2CA3h Xxh Xxh 2CA3h Xxh Xxh 2CA3h Xxh Xxh 2CA6h Xxh Xxh 2CA8h DTC Control Data 13 DTCD13 Xxh 2CA8h Xxh Xxh Xxh 2CA8h Xxh Xxh Xxh 2CA | | 4 | | |
| 2C97h XXh 2C98h DTC Control Data 11 XXh 2C99h XXh XXh 2C99h XXh XXh 2C98h DTC Control Data 12 XXh 2C97h DTC Control Data 12 XXh 2CA1h ZCA2h XXh 2CA2h XXh XXh 2CA3h DTC Control Data 13 XXh 2CA3h XXh XX | | | | |
| 2C98h DTC Control Data 11 XXh 2C99h XXh XXh 2C98h XXh XXh 2C98h XXh XXh 2C98h XXh XXh 2C98h XXh XXh 2C99h XXh XXh 2C99h XXh XXh 2C99h XXh XXh 2C99h DTC Control Data 12 Xh 2CA0h DTC Control Data 12 XXh 2CA1h XXh XXh 2CA2h XXh XXh 2CA2h XXh XXh 2CA3h XXh XXh 2CA4h XXh XXh 2CA6h XXh XXh 2CA8h DTC Control Data 13 DTCD13 Xxh 2CA9h XXh XXh XXh 2CA9h XXh XXh XXh 2CA8h DTC Control Data 13 XXh XXh 2CA9h XXh XXh XXh | | | | |
| 2C99h XXh 2C9Bh XXh 2C9Bh XXh 2C9Bh XXh 2C9Bh XXh 2C9Dh XXh 2C9Fh XXh 2C9Fh XXh 2C9Fh XXh 2C9Fh XXh 2C9Fh XXh 2CA0h DTC Control Data 12 2CA1h XXh 2CA2h XXh 2CA2h XXh 2CA2h XXh 2CA3h XXh 2CA4h XXh 2CA4h XXh 2CA4h XXh 2CA6h XXh 2CA6h XXh 2CA6h XXh 2CA8h DTC Control Data 13 2CA8h DTC Control Data 13 2CA9h XXh 2CA8h XXh 2CA8h XXh 2CA8h XXh 2CA8h XXh 2CA8h XXh 2CA8h <td< td=""><td></td><td></td><td></td><td></td></td<> | | | | |
| 2C9Ah XXh 2C9Bh XXh 2C9Dh XXh 2C9Eh XXh 2C9Fh XXh 2C40h XXh 2CA0h DTC Control Data 12 2CA1h DTC Control Data 12 2CA2h XXh 2CA3h XXh 2CA4h XXh 2CA3h XXh 2CA4h XXh 2CA5h XXh 2CA6h XXh 2CA3h XXh 2CA4h XXh 2CA5h XXh 2CA6h XXh 2CA7h XXh 2CA8h DTC Control Data 13 2CA8h DTC Control Data 13 2CA8h XXh 2CA9h XXh 2CA8h XXh 2CA8h< | | DTC Control Data 11 | DTCD11 | |
| 2C9Bh XXh 2C9Ch XXh 2C9Eh XXh 2C9Fh XXh 2C9Fh XXh 2C9Fh XXh 2C9Fh DTC Control Data 12 2CA0h DTC D12 XXh 2CA1h XXh XXh 2CA2h XXh XXh 2CA3h XXh XXh 2CA7h DTC Control Data 13 XXh 2CA8h XXh XXh 2CA9h XXh XXh 2CA9h XXh XXh 2CA8h XXh XXh 2CA8h XXh XXh 2CA8h XXh | | | | |
| 2C9Ch XXh 2C9Bh XXh 2C9Fh XXh 2CA0h DTC Control Data 12 XXh 2CA1h XXh 2CA2h XXh 2CA3h XXh 2CA3h XXh 2CA4h XXh 2CA4h XXh 2CA3h XXh 2CA3h XXh 2CA4h XXh 2CA3h XXh 2CA4h XXh 2CA3h XXh 2CA4h XXh 2CA3h XXh 2CA4h XXh 2CA6h XXh 2CA6h XXh 2CA6h XXh 2CA8h DTC Control Data 13 2CA9h DTCD13 XXh 2CA9h XXh 2CA9h XXh 2CA9h XXh 2CA8h XXh 2CA8h XXh 2CA9h XXh 2CA9h XXh | | | | |
| ZC9DhXXh2C9FhXXh2CA0hDTC Control Data 122CA1hDTC Control Data 122CA1hXXh2CA2hXXh2CA3hXXh2CA3hXXh2CA4hXXh2CA4hXXh2CA4hXXh2CA4hXXh2CA4hXXh2CA4hXXh2CA4hXXh2CA4hXXh2CA6hXXh2CA7hXXh2CA8hDTC Control Data 132CA9hZCA4h2CA4hXXh2CA4hXXh2CA4hXXh2CA4hXXh2CA4hXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh | | | | |
| ZC9EhXXh2C3FhDTC Control Data 12DTCD12XXh2CA0hDTC Control Data 12DTCD12XXh2CA2hZCA3hXXhXXh2CA3hZCA4hXXhXXh2CA4hZCA4hXXhXXh2CA4hZCA5hXXhXXh2CA4hZCA6hXXhXXh2CA6hZCA7hXXhXXh2CA8hDTC Control Data 13DTC Control Data 13DTCD13XXh2CA8hZCA9hXXhXXh2CA8hZCAAhXXhXXh2CA8hZCAAhXXhXXh2CAAhZCAAhXXhXXh2CAAhZCAAhXXhXXh2CAAhZCAAhXXhXXh2CAAhZCAAhXXhXXh2CAAhZCAAhXXhXXh2CAAhZCAAHXXhXXh2CAAhZCAAHXXhXXh2CAAhZCAAHXXhXXh2CAAHZCAAHXXhXXh2CAAHXXhXXhXXh2CAAHXXhXXhXXh2CAAHXXhXXhXXh2CAAHXXhXXhXXh2CAAHXXhXXhXXh2CAAHXXhXXhXXh2CAAHXXhXXhXXh2CAAHXXhXXhXXh2CAAHXXhXXhXXh2CAAHXXhXXhXXH2CAAHXXHXXHXXH <td>2C9Ch</td> <td>]</td> <td></td> <td></td> | 2C9Ch |] | | |
| 2C9FhXXh2CA0hDTC Control Data 12DTCD12XXh2CA1hXXhXXh2CA2hXXhXXh2CA3hXXhXXh2CA4hXXhXXh2CA4hXXhXXh2CA5hXXhXXh2CA6hXXhXXh2CA8hDTC Control Data 13XXh2CA8hDTC Control Data 13DTCD13XXh2CA8hZCA9hXXhXXh2CA8hZCA8hXXhXXh2CA8hZCAAhXXhXXh2CA8hZCAAhXXhXXh2CAAhZCAAhXXhXXh2CAAhZCAChXXhXXh2CAChXXhXXhXXh2CAAhZCAAhXXhXXh2CAAhZCAAhXXhXXh2CAAhXXhXXhXXh2CAAhXXhXXhXXh2CAFhXXhXXhXXh | 2C9Dh |] | | |
| 2C9FhXXh2CA0hDTC Control Data 12DTCD12XXh2CA1hXXhXXh2CA2hXXhXXh2CA3hXXhXXh2CA4hXXhXXh2CA4hXXhXXh2CA5hXXhXXh2CA6hXXhXXh2CA8hDTC Control Data 13XXh2CA8hDTC Control Data 13DTCD13XXh2CA8hZCA9hXXhXXh2CA8hZCA8hXXhXXh2CA8hZCAAhXXhXXh2CA8hZCAAhXXhXXh2CAAhZCAAhXXhXXh2CAAhZCAChXXhXXh2CAChXXhXXhXXh2CAAhZCAAhXXhXXh2CAAhZCAAhXXhXXh2CAAhXXhXXhXXh2CAAhXXhXXhXXh2CAFhXXhXXhXXh | |] | | XXh |
| 2CA0h 2CA1h 2CA2h 2CA3h 2CA3h 2CA4h 2CA4h 2CA4h 2CA5h 2CA6h 2CA6h 2CA7hDTC Control Data 12XXh <br< td=""><td></td><td>1</td><td></td><td></td></br<> | | 1 | | |
| 2CA1h XXh 2CA2h XXh 2CA3h XXh 2CA4h XXh 2CA4h XXh 2CA4h XXh 2CA5h XXh 2CA6h XXh 2CA7h XXh 2CA7h XXh 2CA7h XXh 2CA7h XXh 2CA7h XXh 2CA7h XXh 2CA8h DTC Control Data 13 2CA9h XXh 2CA8h XXh | | DTC Control Data 12 | DTCD12 | XXh |
| 2CA2h XXh 2CA3h XXh 2CA4h XXh 2CA5h XXh 2CA6h XXh 2CA7h XXh 2CA8h XXh 2CA8h XXh 2CA7h XXh 2CA8h DTC Control Data 13 2CA9h ZCA9h 2CA8h XXh | | 1 | | |
| 2CA3hXXh2CA4hXXh2CA5hXXh2CA6hXXh2CA7hXXh2CA8hDTC Control Data 132CA9hXXh2CA4hXXh2CA9hXXh2CA4hXXh2CA8hDTC D132CA8hXXh2CA9hXXh2CA8hXXh2CA8hXXh2CA8hXXh2CA8hXXh2CA8hXXh2CA2hXXh2CAChXXh2CA2hXXh2CA2hXXh2CA2hXXh2CAFhXXh | | 1 | | |
| 2CA4h XXh 2CA5h XXh 2CA6h XXh 2CA7h XXh 2CA8h DTC Control Data 13 2CA9h XXh 2CA8h DTC Control Data 13 2CA8h DTCD13 2CA8h XXh 2CA9h XXh 2CA9h XXh 2CA8h XXh 2CA8h XXh 2CA8h XXh 2CAAh XXh 2CAFh XXh | | 1 | | |
| ZCA5hXXh2CA6hXXh2CA7hXXh2CA7hXXh2CA8hDTC Control Data 132CA9hXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAAhXXh2CAFhXXh | | 1 | | XXh |
| 2CA6h XXh 2CA7h XXh 2CA8h DTC Control Data 13 2CA9h ZCA9h 2CAAh XXh 2CACh XXh 2CAAh XXh 2CAAh XXh 2CAAh XXh 2CAAh XXh | | 1 | | |
| 2CA7hXXh2CA8hDTC Control Data 13DTCD132CA9hXXh2CAAhXXh2CAAhXXh2CAChXXh2CAChXXh2CAChXXh2CAEhXXh2CAFhXXh | | 1 | | |
| 2CA8h 2CA9h 2CAAhDTC Control Data 13DTCD13XXh XXh2CAAh 2CABhZCACh 2CAChXXhXXh2CADh 2CAEhXXhXXh2CAFhXXhXXh | | 1 | | |
| 2CA9hXXh2CAAhXXh2CABhXXh2CAChXXh2CADhXXh2CAEhXXh2CAFhXXh | | DTC Control Data 13 | | |
| 2CAAhXXh2CABhXXh2CAChXXh2CADhXXh2CAEhXXh2CAFhXXh | | | 010013 | |
| 2CABhXXh2CAChXXh2CADhXXh2CAEhXXh2CAFhXXh | | 4 | | |
| 2CACh XXh 2CADh XXh 2CAEh XXh 2CAFh XXh | | 4 | | |
| 2CADh XXh 2CAEh XXh 2CAFh XXh | 2CABN | 4 | | |
| 2CAEh XXh 2CAFh XXh | | 4 | | |
| 2CAFh XXh | | 4 | | |
| | | 4 | | |
| | 2CAFh | | | XXN |

| Address | Register | Symbol | After Reset |
|--------------|---------------------|--------|-------------|
| 2CB0h | DTC Control Data 14 | DTCD14 | XXh |
| 2CB1h | | DIODI4 | XXh |
| 2CB1h | 4 | | XXh |
| | 4 | | |
| 2CB3h | - | | XXh |
| 2CB4h | | | XXh |
| 2CB5h | | | XXh |
| 2CB6h | | | XXh |
| 2CB7h | | | XXh |
| 2CB8h | DTC Control Data 15 | DTCD15 | XXh |
| 2CB9h | | | XXh |
| 2CBAh | - | | XXh |
| 2CBBh | 4 | | XXh |
| 2CBDh | - | | XXh |
| | 4 | | |
| 2CBDh | - | | XXh |
| 2CBEh | | | XXh |
| 2CBFh | | | XXh |
| 2CC0h | DTC Control Data 16 | DTCD16 | XXh |
| 2CC1h | | | XXh |
| 2CC2h | 1 | | XXh |
| 2CC3h | 1 | | XXh |
| 2000h | 1 | | XXh |
| 2CC5h | 4 | | XXh |
| | 4 | | XXh |
| 2CC6h | - | | |
| 2CC7h | | | XXh |
| 2CC8h | DTC Control Data 17 | DTCD17 | XXh |
| 2CC9h | | | XXh |
| 2CCAh | | | XXh |
| 2CCBh | | | XXh |
| 2CCCh | | | XXh |
| 2CCDh | - | | XXh |
| 2CCEh | | | XXh |
| 2CCFh | 4 | | XXh |
| | DTC Control Data 10 | DTCD18 | |
| 2CD0h | DTC Control Data 18 | DICD18 | XXh |
| 2CD1h | | | XXh |
| 2CD2h | | | XXh |
| 2CD3h | | | XXh |
| 2CD4h | | | XXh |
| 2CD5h | | | XXh |
| 2CD6h | | | XXh |
| 2CD7h | 4 | | XXh |
| 2CD8h | DTC Control Data 19 | DTCD19 | XXh |
| 2CD0h | | DICDIS | XXh |
| | - | | |
| 2CDAh | - | | XXh |
| 2CDBh | 4 | | XXh |
| 2CDCh | | | XXh |
| 2CDDh | | | XXh |
| 2CDEh | | | XXh |
| 2CDFh |] | | XXh |
| 2CE0h | DTC Control Data 20 | DTCD20 | XXh |
| 2CE1h | | | XXh |
| 20E111 | 4 | | XXh |
| 2CE3h | 4 | | XXh |
| | 4 | | |
| 2CE4h | 4 | | XXh |
| 2CE5h | 4 | | XXh |
| 2CE6h | | | XXh |
| 2CE7h | | | XXh |
| 2CE8h | DTC Control Data 21 | DTCD21 | XXh |
| 2CE9h | 1 | | XXh |
| 2CEAh | 1 | | XXh |
| 2CEBh | 1 | | XXh |
| 2CEDh | 4 | | XXh |
| | 4 | | |
| 2CEDh | 4 | | XXh |
| 2CEEh | 4 | | XXh |
| 2CEFh | | | XXh |
| X. Undefined | | | |

SFR Information (11)⁽¹⁾ Table 4.11

Table 4.12 SFR Information (12)⁽¹⁾

| Address | Register | Symbol | After Reset |
|---------|---------------------|--------|-------------|
| 2CF0h | DTC Control Data 22 | DTCD22 | XXh |
| 2CF1h | 1 | | XXh |
| 2CF2h | | | XXh |
| 2CF3h | | | XXh |
| 2CF4h | | | XXh |
| 2CF5h |] | | XXh |
| 2CF6h | | | XXh |
| 2CF7h | | | XXh |
| 2CF8h | DTC Control Data 23 | DTCD23 | XXh |
| 2CF9h | | | XXh |
| 2CFAh | | | XXh |
| 2CFBh |] | | XXh |
| 2CFCh | | | XXh |
| 2CFDh | | | XXh |
| 2CFEh | | | XXh |
| 2CFFh |] | | XXh |
| 2D00h | | | |

X: Undefined Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.13 ID Code Areas and Option Function Select Area

| Address | Area Name | Symbol | After Reset |
|---------|-----------------------------------|--------|-------------|
| : | | | • |
| FFDBh | Option Function Select Register 2 | OFS2 | (Note 1) |
| : | | | |
| FFDFh | ID1 | | (Note 2) |
| : | | | |
| FFE3h | ID2 | | (Note 2) |
| : | 1=- | | |
| FFEBh | ID3 | | (Note 2) |
| | | | (NI=4= 0) |
| FFEFh | ID4 | | (Note 2) |
| FFF3h | ID5 | | (Note 2) |
| | 105 | | |
| FFF7h | ID6 | | (Note 2) |
| : | | | (|
| FFFBh | ID7 | | (Note 2) |
| : | | | · · · / |
| FFFFh | Option Function Select Register | OFS | (Note 1) |

Notes:

The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. 1 Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.

When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. 2.

Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.



5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

| Symbol | Parameter | Condition | Rated Value | Unit |
|----------|-------------------------------|--|--|------|
| Vcc/AVcc | Supply voltage | | -0.3 to 6.5 | V |
| Vi | Input voltage | | -0.3 to Vcc + 0.3 | V |
| Vo | Output voltage | | -0.3 to Vcc + 0.3 | V |
| Pd | Power dissipation | $-40^{\circ}C \le T_{opr} \le 85^{\circ}C$ | 500 | mW |
| Topr | Operating ambient temperature | | -20 to 85 (N version) / -40 to 85 (D version) | °C |
| Tstg | Storage temperature | | -65 to 150 | °C |



| Currents al | | De | | | Conditions | | Standard | | 1.1.4.14 |
|-------------|-----------------------------------|-------------|-----------------|------------------------|--|----------|----------|----------|----------|
| Symbol | | Pa | rameter | | Conditions | Min. | Тур. | Max. | Unit |
| Vcc/AVcc | Supply voltage | | | | | 1.8 | - | 5.5 | V |
| Vss/AVss | Supply voltage | | | | | - | 0 | - | V |
| Vih | Input "H" voltage | Other th | nan CMOS in | put | | 0.8 Vcc | - | Vcc | V |
| | | CMOS | Input level | Input level selection: | $4.0~V \leq Vcc \leq 5.5~V$ | 0.5 Vcc | - | Vcc | V |
| | | input | switching | 0.35 Vcc | $2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$ | 0.55 Vcc | - | Vcc | V |
| | | | function | | $1.8~V \leq Vcc < 2.7~V$ | 0.65 Vcc | - | Vcc | V |
| | | | (I/O port) | Input level selection: | $4.0~V \leq Vcc \leq 5.5~V$ | 0.65 Vcc | - | Vcc | V |
| | | | | 0.5 Vcc | $2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$ | 0.7 Vcc | - | Vcc | V |
| | | | | | $1.8~V \leq Vcc < 2.7~V$ | 0.8 Vcc | - | Vcc | V |
| | | | | Input level selection: | $4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$ | 0.85 Vcc | - | Vcc | V |
| | | | | 0.7 Vcc | $2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$ | 0.85 Vcc | - | Vcc | V |
| | | | | | $1.8~V \leq Vcc < 2.7~V$ | 0.85 Vcc | - | Vcc | V |
| | | Externa | I clock input | (XOUT) | | 1.2 | - | Vcc | V |
| VIL | Input "L" voltage | Other th | an CMOS in | put | | 0 | _ | 0.2 Vcc | V |
| | | CMOS | Input level | Input level selection: | $4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$ | 0 | _ | 0.2 Vcc | V |
| | | input | switching | 0.35 Vcc | $2.7 \text{ V} \leq \text{Vcc} < 4.0 \text{ V}$ | 0 | _ | 0.2 Vcc | V |
| | | | function | | $1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$ | 0 | _ | 0.2 Vcc | V |
| | | | (I/O port) | Input level selection: | $4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$ | 0 | _ | 0.4 Vcc | V |
| | | | | 0.5 Vcc | $2.7 \text{ V} \leq \text{Vcc} < 4.0 \text{ V}$ | 0 | _ | 0.3 Vcc | V |
| | | | | | 1.8 V ≤ Vcc < 2.7 V | 0 | _ | 0.2 Vcc | V |
| | | | | Input level selection: | 4.0 V ≤ Vcc ≤ 5.5 V | 0 | _ | 0.55 Vcc | V |
| | | | | 0.7 Vcc | 2.7 V ≤ Vcc < 4.0 V | 0 | _ | 0.45 Vcc | V |
| | | | | | 1.8 V ≤ Vcc < 2.7 V | 0 | _ | 0.35 Vcc | V |
| | | Externa | l clock input | (XOUT) | | 0 | _ | 0.4 | V |
| IOH(sum) | Peak sum output "H" current | | all pins IOH(p | . , | | - | | -160 | mA |
| IOH(sum) | Average sum output "H" current | Sum of | all pins IOH(a | vg) | | - | _ | -80 | mA |
| IOH(peak) | Peak output "H" | Drive ca | apacity Low | | | _ | _ | -10 | mA |
| . , | current | | apacity High | | | _ | _ | -40 | mA |
| IOH(avg) | Average output | | apacity Low | | | _ | _ | -5 | mA |
| | "H" current | | apacity High | | | - | _ | -20 | mA |
| IOL(sum) | Peak sum output "L" current | | all pins IOL(pe | eak) | | - | _ | 160 | mA |
| IOL(sum) | Average sum output "L" current | Sum of | all pins IOL(av | /g) | | - | | 80 | mA |
| IOL(peak) | Peak output "L" | Drive ca | apacity Low | | | - | - | 10 | mA |
| | current | Drive ca | apacity High | | | _ | _ | 40 | mA |
| IOL(avg) | Average output | | apacity Low | | | - | _ | 5 | mA |
| | "L" current | | apacity High | | | _ | _ | 20 | mA |
| f(XIN) | XIN clock input os | | | | 2.7 V ≤ Vcc ≤ 5.5 V | _ | _ | 20 | MHz |
| | , | | . , | | 1.8 V ≤ Vcc < 2.7 V | _ | _ | 5 | MHz |
| f(XCIN) | XCIN clock input of | oscillation | frequency | | $1.8 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$ | - | 32.768 | 50 | kHz |
| fOCO40M | When used as the | | | er RC ⁽³⁾ | $2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$ | 32 | _ | 40 | MHz |
| fOCO-F | fOCO-F frequency | | | | 2.7 V ≤ Vcc ≤ 5.5 V | - | - | 20 | MHz |
| | | , | | | $1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$ | _ | _ | 5 | MHz |
| - | System clock freq | uencv | | | $2.7 V \le Vcc \le 5.5 V$ | - | - | 20 | MHz |
| | , | - 1 | | | $1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$ | _ | _ | 5 | MHz |
| f(BCLK) | CPU clock freque | ncy | | | $2.7 V \le Vcc \le 5.5 V$ | - | - | 20 | MHz |
| . , | | - | | | $1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$ | - | - | 5 | MHz |

| Table 5.2 | Recommended Operating Conditions |
|-----------|----------------------------------|
|-----------|----------------------------------|

Notes:

1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.

3. fOCO40M can be used as the count source for timer RC in the range of Vcc = 2.7 V to 5.5 V.



Figure 5.1 Ports P0 to P4 Timing Measurement Circuit



| Symbol | Parameter | | Cond | itions | | Standard | | Unit |
|---------------|---------------------------|-------------|---|--|------|----------|------|------|
| Symbol | Falameter | | Cond | | Min. | Тур. | Max. | Unit |
| - | Resolution | | Vref = AVCC | | - | - | 10 | Bit |
| - | Absolute accuracy | 10-bit mode | Vref = AVcc = 5.0 V | AN0 to AN7 input, AN8 to AN11 input | - | _ | ±3 | LSB |
| | | | Vref = AVCC = 3.3 V | AN0 to AN7 input, AN8 to AN11 input | - | - | ±5 | LSB |
| | | | Vref = AVCC = 3.0 V | AN0 to AN7 input, AN8 to AN11 input | - | _ | ±5 | LSB |
| | | | Vref = AVCC = 2.2 V | AN0 to AN7 input, AN8 to AN11 input | - | _ | ±5 | LSB |
| | | 8-bit mode | Vref = AVcc = 5.0 V | AN0 to AN7 input, AN8 to AN11 input | - | _ | ±2 | LSB |
| | | | Vref = AVCC = 3.3 V | AN0 to AN7 input, AN8 to AN11 input | - | _ | ±2 | LSB |
| | | | Vref = AVcc = 3.0 V | AN0 to AN7 input, AN8 to AN11 input | - | _ | ±2 | LSB |
| | | | Vref = AVCC = 2.2 V | AN0 to AN7 input, AN8 to AN11 input | - | - | ±2 | LSB |
| φAD | A/D conversion clock | | $4.0 \le V_{ref} = AV_{CC} \le 5.0$ | 5 V (2) | 2 | _ | 20 | MHz |
| | | | $3.2 \le V_{ref} = AV_{CC} \le 5.1$ | 5 V ⁽²⁾ | 2 | _ | 16 | MHz |
| | | | $2.7 \le Vref = AVCC \le 5.1$ | 5 V (2) | 2 | - | 10 | MHz |
| | | | $2.2 \le V_{ref} = AV_{CC} \le 5.1$ | 5 V ⁽²⁾ | 2 | _ | 5 | MHz |
| - | Tolerance level impedance | | | | - | 3 | - | kΩ |
| t CONV | Conversion time | 10-bit mode | $Vref = AVCC = 5.0 V, \phi$ | AD = 20 MHz | 2.2 | - | - | μS |
| | | 8-bit mode | $Vref = AVCC = 5.0 V, \phi$ | AD = 20 MHz | 2.2 | I | - | μS |
| t SAMP | Sampling time | | $\phi AD = 20 \text{ MHz}$ | | 0.8 | 1 | - | μS |
| IVref | Vref current | | Vcc = 5 V, XIN = f1 = | φAD = 20 MHz | - | 45 | - | μΑ |
| Vref | Reference voltage | | | | 2.2 | _ | AVcc | V |
| VIA | Analog input voltage (3) | | | | 0 | _ | Vref | V |
| OCVREF | On-chip reference voltage | | $2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MH}$ | Z | 1.19 | 1.34 | 1.49 | V |

Table 5.3 A/D Converter Characteristics

Notes:

1. Vcc/AVcc = Vref = 2.2 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-currentconsumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.

3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.



| Symbol | Parameter | Condition | | Unit | | |
|--------|-------------------------------|-----------|------|---|------|-----|
| Symbol | Falameter | Condition | Min. | Standard Min. Typ. Max. - - 8 - - 2.5 - - 3 | Unit | |
| - | Resolution | | - | - | 8 | Bit |
| - | Absolute accuracy | | - | - | 2.5 | LSB |
| tsu | Setup time | | - | - | 3 | μS |
| Ro | Output resistor | | - | 6 | - | kΩ |
| IVref | Reference power input current | (Note 2) | _ | _ | 1.5 | mA |

Table 5.4 D/A Converter Characteristics

Notes:

- 1. Vcc/AVcc = Vref = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

Table 5.5 Comparator A Electrical Characteristics

| Symbol | Parameter | Condition | | Unit | | |
|-------------------|--|--|------|------|-----------|------|
| Symbol | Falameter | Condition | Min. | Тур. | Max. | Unit |
| LVREF | External reference voltage input range | | 1.4 | - | Vcc | V |
| LVCMP1, LVCMP2 | External comparison voltage input range | | -0.3 | - | Vcc + 0.3 | V |
| - | Offset | | - | 50 | 200 | mV |
| - | Comparator output delay time (2) | At falling, VI = Vref – 100 mV | - | 3 | - | μS |
| | | At falling, $VI = Vref - 1 V$ or below | _ | 1.5 | - | μS |
| | | At rising, VI = Vref + 100 mV | I | 2 | - | μS |
| | | At rising, VI = Vref + 1 V or above | = | 0.5 | - | μS |
| - | Comparator operating current | Vcc = 5.0 V | 1 | 0.5 | - | μA |

Notes:

1. Vcc = 2.7 to 5.5 V, $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. When the digital filter is disabled.

Table 5.6 Comparator B Electrical Characteristics

| Symbol | Parameter | Condition | | Unit | | |
|--------|--|--------------------|------|------|-----------|------|
| Symbol | Farameter | Condition | Min. | Тур. | Max. | Unit |
| Vref | IVREF1, IVREF3 input reference voltage | | 0 | - | Vcc - 1.4 | V |
| Vi | IVCMP1, IVCMP3 input voltage | | -0.3 | - | Vcc + 0.3 | V |
| - | Offset | | - | 5 | 100 | mV |
| td | Comparator output delay time (2) | VI = Vref ± 100 mV | - | 0.1 | - | μs |
| Ісмр | Comparator operating current | Vcc = 5.0 V | - | 17.5 | - | μΑ |

Notes:

1. Vcc = 2.7 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. When the digital filter is disabled.

| Cumbal | Parameter | Conditions | | Linit | | |
|----------------------|--|---|-----------|-------|-----|-------|
| Symbol | Parameter | appropriate onderando-80500µsap program time-0.3-sck erase time-0.3-se delay from suspend request until pend5+CPU clock x 3 cyclesmsrval from erase start/restart until owing suspend request0µse from suspend until erase restart30+CPU clock x 1 cycleµse from when command is forcibly ninated until reading is enabled30+CPU clock x 1 cycleµsgram, erase voltage2.7-5.5V | Unit | | | |
| _ | Program/erase endurance (2) | | 1,000 (3) | - | - | times |
| _ | Byte program time | | - | 80 | 500 | μs |
| - | Block erase time | | - | 0.3 | - | s |
| td(SR-SUS) | Time delay from suspend request until suspend | | - | - | | ms |
| _ | Interval from erase start/restart until following suspend request | | 0 | - | _ | μS |
| - | Time from suspend until erase restart | | - | - | | μS |
| td(CMDRST- READY) | Time from when command is forcibly terminated until reading is enabled | | - | - | | μS |
| - | Program, erase voltage | | 2.7 | - | 5.5 | V |
| - | Read voltage | | 1.8 | _ | 5.5 | V |
| - | Program, erase temperature | | 0 | _ | 60 | °C |
| - | Data hold time ⁽⁷⁾ | Ambient temperature = 55°C | 20 | - | - | year |

Table 5.7 Flash Memory (Program ROM) Electrical Characteristics

Notes:

1. Vcc = 2.7 to 5.5 V and $T_{opr} = 0$ to 60°C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. The data hold time includes time that the power supply is off or the clock is not supplied.



| Symbol | Parameter | Conditions | | Unit | | |
|----------------------|--|-----------------------------|------------|------|---------------------------|-------|
| Symbol | Falameter | Conditions | Min. | Тур. | Max. | Unit |
| - | Program/erase endurance (2) | | 10,000 (3) | - | - | times |
| - | Byte program time (program/erase endurance ≤ 1,000 times) | | - | 160 | 1,500 | μs |
| - | Byte program time (program/erase endurance > 1,000 times) | | - | 300 | 1,500 | μs |
| - | Block erase time (program/erase endurance ≤ 1,000 times) | | - | 0.2 | 1 | S |
| - | Block erase time (program/erase endurance > 1,000 times) | | - | 0.3 | 1 | S |
| td(SR-SUS) | Time delay from suspend request until suspend | | - | - | 5+CPU clock × 3 cycles | ms |
| - | Interval from erase start/restart until following suspend request | | 0 | - | _ | μS |
| - | Time from suspend until erase restart | | - | 1 | 30+CPU clock × 1 cycle | μs |
| td(CMDRST- READY) | Time from when command is forcibly terminated until reading is enabled | | - | - | 30+CPU clock × 1 cycle | μs |
| - | Program, erase voltage | | 2.7 | - | 5.5 | V |
| - | Read voltage | | 1.8 | - | 5.5 | V |
| - | Program, erase temperature | | -20 (7) | - | 85 | °C |
| - | Data hold time ⁽⁸⁾ | Ambient temperature = 55 °C | 20 | - | - | year |

Table 5.8 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Notes:

1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. -40°C for D version.

8. The data hold time includes time that the power supply is off or the clock is not supplied.





| Cumhal | Parameter | Condition | | Unit | | |
|---------|--|---|------|------|------|------|
| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit |
| Vdet0 | Voltage detection level Vdet0_0 ⁽²⁾ | | 1.80 | 1.90 | 2.05 | V |
| | Voltage detection level Vdet0_1 (2) | | 2.15 | 2.35 | 2.50 | V |
| | Voltage detection level Vdet0_2 (2) | | 2.70 | 2.85 | 3.05 | V |
| | Voltage detection level Vdet0_3 ⁽²⁾ | | 3.55 | 3.80 | 4.05 | V |
| - | Voltage detection 0 circuit response time ⁽⁴⁾ | At the falling of Vcc from 5 V to (Vdet0_0 – 0.1) V | - | 6 | 150 | μS |
| - | Voltage detection circuit self power consumption | VCA25 = 1, Vcc = 5.0 V | - | 1.5 | - | μΑ |
| td(E-A) | Waiting time until voltage detection circuit operation starts $^{\rm (3)}$ | | - | - | 100 | μS |

Table 5.9 **Voltage Detection 0 Circuit Electrical Characteristics**

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version). 2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0.

| Table 5.10 Voltage Detection 1 Circuit Electrical Characteri |
|--|
|--|

| Cumbed. | Parameter | Condition | | Standard | | Unit |
|---------|--|---|------|----------|------|------|
| Symbol | Parameter | Condition | Min. | Тур. | Max. | Onit |
| Vdet1 | Voltage detection level Vdet1_0 ⁽²⁾ | At the falling of Vcc | 2.00 | 2.20 | 2.40 | V |
| | Voltage detection level Vdet1_1 ⁽²⁾ | At the falling of Vcc | 2.15 | 2.35 | 2.55 | V |
| | Voltage detection level Vdet1_2 ⁽²⁾ | At the falling of Vcc | 2.30 | 2.50 | 2.70 | V |
| | Voltage detection level Vdet1_3 (2) | At the falling of Vcc | 2.45 | 2.65 | 2.85 | V |
| | Voltage detection level Vdet1_4 (2) | At the falling of Vcc | 2.60 | 2.80 | 3.00 | V |
| | Voltage detection level Vdet1_5 ⁽²⁾ | At the falling of Vcc | 2.75 | 2.95 | 3.15 | V |
| | Voltage detection level Vdet1_6 ⁽²⁾ | At the falling of Vcc | 2.85 | 3.10 | 3.40 | V |
| | Voltage detection level Vdet1_7 ⁽²⁾ | At the falling of Vcc | 3.00 | 3.25 | 3.55 | V |
| | Voltage detection level Vdet1_8 (2) | At the falling of Vcc | 3.15 | 3.40 | 3.70 | V |
| | Voltage detection level Vdet1_9 ⁽²⁾ | At the falling of Vcc | 3.30 | 3.55 | 3.85 | V |
| | Voltage detection level Vdet1_A ⁽²⁾ | At the falling of Vcc | 3.45 | 3.70 | 4.00 | V |
| | Voltage detection level Vdet1_B (2) | At the falling of Vcc | 3.60 | 3.85 | 4.15 | V |
| | Voltage detection level Vdet1_C ⁽²⁾ | At the falling of Vcc | 3.75 | 4.00 | 4.30 | V |
| | Voltage detection level Vdet1_D (2) | At the falling of Vcc | 3.90 | 4.15 | 4.45 | V |
| | Voltage detection level Vdet1_E ⁽²⁾ | At the falling of Vcc | 4.05 | 4.30 | 4.60 | V |
| | Voltage detection level Vdet1_F (2) | At the falling of Vcc | 4.20 | 4.45 | 4.75 | V |
| - | Hysteresis width at the rising of Vcc in voltage detection 1 circuit | Vdet1_0 to Vdet1_5 selected | - | 0.07 | _ | V |
| | | Vdet1_6 to Vdet1_F selected | - | 0.10 | - | V |
| - | Voltage detection 1 circuit response time ⁽³⁾ | At the falling of Vcc from 5 V to (Vdet1_0 - 0.1) V | - | 60 | 150 | μS |
| - | Voltage detection circuit self power consumption | VCA26 = 1, Vcc = 5.0 V | - | 1.7 | - | μA |
| td(E-A) | Waiting time until voltage detection circuit operation starts ⁽⁴⁾ | | - | - | 100 | μS |

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version).

2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.

3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.

4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

| Symbol | Parameter | Condition | | Unit | | |
|---------|--|---|------|------|------|------|
| Symbol | Faranteler | Condition | Min. | Тур. | Max. | Unit |
| Vdet2 | Voltage detection level Vdet2_0 ⁽²⁾ | At the falling of Vcc | 3.70 | 4.00 | 4.30 | V |
| | Voltage detection level Vdet2_EXT (2) | At the falling of LVCMP2 | 1.20 | 1.34 | 1.48 | V |
| - | Hysteresis width at the rising of Vcc in voltage detection 2 circuit | | - | 0.10 | - | V |
| - | Voltage detection 2 circuit response time ⁽³⁾ | At the falling of Vcc from $5 \text{ V to } (\text{Vdet2}_0 - 0.1) \text{ V}$ | - | 20 | 150 | μS |
| - | Voltage detection circuit self power consumption | VCA27 = 1, Vcc = 5.0 V | - | 1.7 | - | μA |
| td(E-A) | Waiting time until voltage detection circuit operation starts ⁽⁴⁾ | | - | - | 100 | μS |

Table 5.11 Voltage Detection 2 Circuit Electrical Characteristics

Notes:

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = -20 to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version).
- 2. The voltage detection level varies with detection targets. Select the level with the VCA24 bit in the VCA2 register.
- 3. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.

4. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.12 Power-on Reset Circuit ⁽²⁾

| Symbol Parameter | Deremeter | Condition | | Unit | | |
|------------------|----------------------------------|-----------|------|------|--------|-------|
| | Condition | Min. | Тур. | Max. | Unit | |
| trth | External power Vcc rise gradient | (1) | 0 | Ì | 50,000 | mV/ms |

Notes:

1. The measurement condition is $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.

2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



tw(por) for 1 ms or more.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics

| Symbol | Parameter | Condition | | | Unit | |
|--------|---|---|--------|--------|--------|------|
| Symbol | i arameter | Condition | Min. | Тур. | Max. | Unit |
| _ | High-speed on-chip oscillator frequency after reset | Vcc = 1.8 V to 5.5 V −20°C ≤ Topr ≤ 85°C | 39.4 | 40 | 40.6 | MHz |
| | | Vcc = 1.8 V to 5.5 V -40°C ≤ Topr ≤ 85°C | 39.4 | 40 | 40.6 | MHz |
| | | Vcc = 1.8 V to 5.5 V Topr =25°C | 39.6 | 40 | 40.4 | MHz |
| | the FRA4 register correction value is written into | Vcc = 1.8 V to 5.5 V −20°C ≤ Topr ≤ 85°C | 36.311 | 36.864 | 37.417 | MHz |
| | the FRA1 register and the FRA5 register correction value into the FRA3 register ⁽²⁾ | Vcc = 1.8 V to 5.5 V −40°C ≤ Topr ≤ 85°C | 36.311 | 36.864 | 37.417 | MHz |
| | | Vcc = 1.8 V to 5.5 V Topr =25°C | 36.495 | 36.864 | 37.233 | MHz |
| | High-speed on-chip oscillator frequency when the FRA6 register correction value is written into | Vcc = 1.8 V to 5.5 V −20°C ≤ Topr ≤ 85°C | 31.52 | 32 | 32.48 | MHz |
| | the FRA1 register and the FRA7 register correction value into the FRA3 register | Vcc = 1.8 V to 5.5 V -40°C ≤ Topr ≤ 85°C | 31.52 | 32 | 32.48 | MHz |
| | | Vcc = 1.8 V to 5.5 V Topr =25°C | 31.68 | 32 | 32.32 | MHz |
| - | Oscillation stability time | Vcc = 5.0 V, Topr = 25°C | - | 100 | 450 | μS |
| _ | Self power consumption at oscillation | Vcc = 5.0 V, Topr = 25°C | - | 500 | - | μA |

Table 5.13 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Notes:

1. Vcc = 1.8 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

| Table 5.14 L | ow-speed On-Chip Oscillator Circuit Electrical Characteristics |
|--------------|--|
|--------------|--|

| Symbol | Parameter | Condition | | Unit | | |
|----------|---|-----------------------------------|------|------|------|------|
| Symbol | Falameter | Condition | Min. | Тур. | Max. | Unit |
| fOCO-S | Low-speed on-chip oscillator frequency | | 60 | 125 | 250 | kHz |
| - | Oscillation stability time | Vcc = 5.0 V, Topr = 25°C | - | 30 | 100 | μS |
| - | Self power consumption at oscillation | Vcc = 5.0 V, Topr = 25°C | - | 2 | - | μA |
| fOCO-WDT | Low-speed on-chip oscillator frequency for the watchdog timer | | 60 | 125 | 250 | kHz |
| - | Oscillation stability time | Vcc = 5.0 V, Topr = 25°C | - | 30 | 100 | μS |
| - | Self power consumption at oscillation | VCC = 5.0 V, Topr = $25^{\circ}C$ | - | 2 | - | μA |

Note:

1. Vcc = 1.8 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Table 5.15 Power Supply Circuit Timing Characteristics

| Symbol | Parameter | Condition | Standard | | | Unit |
|---------|---|-----------|----------|------|-------|------|
| Symbol | Falameter | Condition | Min. | Тур. | Max. | Unit |
| td(P-R) | Time for internal power supply stabilization during | | - | - | 2,000 | μS |
| | power-on ⁽²⁾ | | | | | |

Notes:

The measurement condition is Vcc = 1.8 to 5.5 V and Topr = 25°C.
 Waiting time until the internal power supply generation circuit stabilizes during power-on.

| Symbol | Parameter | | Conditions | | Stand | ard | Unit |
|--------------|------------------------|------------|--|------------|-------|---------------|---------------------|
| Symbol | | | Conditions | Min. | Тур. | Max. | Unit |
| tsucyc | SSCK clock cycle time | e | | 4 | - | _ | tCYC ⁽²⁾ |
| tнı | SSCK clock "H" width | | | 0.4 | - | 0.6 | tsucyc |
| tlo | SSCK clock "L" width | | | 0.4 | - | 0.6 | tsucyc |
| trise | SSCK clock rising | Master | | - | - | 1 | tCYC ⁽²⁾ |
| tim | time | Slave | | - | - | 1 | μs |
| TFALL | SSCK clock falling | Master | | - | - | 1 | tcyc ⁽²⁾ |
| | time | Slave | | - | | 1 | μs |
| ts∪ | SSO, SSI data input s | etup time | | 100 | - | _ | ns |
| tн | SSO, SSI data input h | old time | | 1 | - | - | tCYC (2) |
| tlead | SCS setup time | Slave | | 1tcyc + 50 | - | _ | ns |
| tlag | SCS hold time | Slave | | 1tcyc + 50 | _ | _ | ns |
| tod | SSO, SSI data output | delay time | | - | | 1 | tCYC ⁽²⁾ |
| tsa | SSI slave access time | | $2.7~\text{V} \leq \text{Vcc} \leq 5.5~\text{V}$ | - | | 1.5tcyc + 100 | ns |
| | | | | - | - | 1.5tcyc + 200 | ns |
| tOR | SSI slave out open tin | ne | $2.7~V \leq Vcc \leq 5.5~V$ | - | - | 1.5tcyc + 100 | ns |
| | | | $1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$ | - | - | 1.5tcyc + 200 | ns |

Table 5.16 Timing Requirements of Synchronous Serial Communication Unit (SSU)⁽¹⁾

Notes:

1. Vcc = 1.8 to 5.5 V, Vss = 0 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified. 2. 1tcyc = 1/f1(s)






RENESAS





| Symbol | Parameter | Condition | Sta | andard | | Unit |
|---------------|---|-----------|------------------|--------|-----------|------|
| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit |
| tSCL | SCL input cycle time | | 12tcyc + 600 (2) | - | - | ns |
| tSCLH | SCL input "H" width | | 3tcyc + 300 (2) | - | - | ns |
| tSCLL | SCL input "L" width | | 5tcyc + 500 (2) | - | - | ns |
| tsf | SCL, SDA input fall time | | - | - | 300 | ns |
| tSP | SCL, SDA input spike pulse rejection time | | - | - | 1tcyc (2) | ns |
| tbuf | SDA input bus-free time | | 5tcyc (2) | - | - | ns |
| t STAH | Start condition input hold time | | 3tcyc (2) | _ | - | ns |
| t STAS | Retransmit start condition input setup time | | 3tcyc (2) | _ | - | ns |
| t STOP | Stop condition input setup time | | 3tcyc (2) | - | - | ns |
| tSDAS | Data input setup time | | 1tcyc + 40 (2) | - | - | ns |
| t SDAH | Data input hold time | | 10 | - | - | ns |

Timing Requirements of I²C bus Interface ⁽¹⁾ **Table 5.17**

Notes:

1. Vcc = 1.8 to 5.5 V, Vss = 0 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified. 2. 1tcvc = 1/f1(s)







| Symbol | | Parameter | Condition | | Sta | andard | | Unit |
|---------|------------------------|---|---------------------------------|---------------|-----------|--------|------|------|
| Symbol | | Parameter | Condition | | Min. | Тур. | Max. | Unit |
| Vон | Output | Other than XOUT | Drive capacity High Vcc = $5 V$ | Іон = -20 mA | Vcc - 2.0 | _ | Vcc | V |
| | "H" voltage | | Drive capacity Low Vcc = 5 V | Iон = -5 mA | Vcc - 2.0 | _ | Vcc | V |
| | | XOUT | Vcc = 5 V | Іон = -200 μА | 1.0 | _ | Vcc | V |
| Vol | Output | Other than XOUT | Drive capacity High Vcc = $5 V$ | IoL = 20 mA | - | _ | 2.0 | V |
| | "L" voltage | | Drive capacity Low Vcc = 5 V | lo∟ = 5 mA | - | _ | 2.0 | V |
| | | XOUT | Vcc = 5 V | IoL = 200 μA | - | - | 0.5 | V |
| VT+-VT- | Hysteresis | INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET | Vcc = 5.0 V Vcc = 5.0 V | | 0.1 | 1.2 | - | V |
| Ін | Input "H" cur | - | VI = 5 V, Vcc = 5.0 V | | _ | _ | 5.0 | μA |
| lı∟ | Input "L" cur | | VI = 0 V, Vcc = 5.0 V | | _ | _ | -5.0 | μA |
| RPULLUP | · Pull-up resis | tance | VI = 0 V, Vcc = 5.0 V | | 25 | 50 | 100 | kΩ |
| RfXIN | Feedback resistance | XIN | | | _ | 0.3 | - | MΩ |
| RfXCIN | Feedback resistance | XCIN | | | - | 8 | - | MΩ |
| Vram | RAM hold vo | oltage | During stop mode | | 1.8 | _ | - | V |

Table 5.18 Electrical Characteristics (1) [4.2 V \leq Vcc \leq 5.5 V]

Note:

1. $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$ and $\text{T}_{opr} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.



Table 5.19Electrical Characteristics (2) [3.3 V \leq Vcc \leq 5.5 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

| Symbol | Parameter | | Condition | | Standard | ł | Unit |
|--------|--|--|--|------|----------|------|------|
| - | | | | Min. | Тур. | Max. | |
| Icc | Power supply current (Vcc = 3.3 to 5.5 V) | High-speed clock mode | XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | - | 6.5 | 15 | mA |
| | Single-chip mode, output pins are open, other pins | | XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | - | 5.3 | 12.5 | mA |
| | are Vss | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | - | 3.6 | - | mA |
| | | | XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | - | 3.0 | - | mA |
| | | | XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | - | 2.2 | - | mA |
| | | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | - | 1.5 | _ | mA |
| | | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division | - | 7.0 | 15 | mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | - | 3.0 | - | mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1 | - | 1 | _ | mA |
| | on-chip | oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0 | - | 90 | 400 | μA |
| | | Low-speed clock mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0 | _ | 85 | 400 | μA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0 | - | 47 | - | μA |
| | | Wait mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | _ | 15 | 100 | μA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | _ | 4 | 90 | μA |
| | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | _ | 3.5 | _ | μA | |
| | | Stop mode | XIN clock off, Topr = 25° C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | - | 2.0 | 5.0 | μA |
| | | | XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | - | 5.0 | _ | μA |



Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C)

Table 5.20 External Clock Input (XOUT, XCIN)

| Symbol | Parameter | | Standard | | |
|-----------|-----------------------|------|----------|------|--|
| Symbol | Falanielei | Min. | Max. | Unit | |
| tc(XOUT) | XOUT input cycle time | 50 | - | ns | |
| twh(xout) | XOUT input "H" width | 24 | - | ns | |
| twl(xout) | XOUT input "L" width | 24 | - | ns | |
| tc(XCIN) | XCIN input cycle time | 14 | - | μS | |
| twh(xcin) | XCIN input "H" width | 7 | - | μS | |
| twl(xcin) | XCIN input "L" width | 7 | - | μS | |



Figure 5.8 External Clock Input Timing Diagram when Vcc = 5 V

Table 5.21 TRAIO Input

| Symbol | Parameter | | Standard | | |
|------------|------------------------|-----|----------|------|--|
| Symbol | | | Max. | Unit | |
| tc(TRAIO) | TRAIO input cycle time | 100 | - | ns | |
| twh(traio) | TRAIO input "H" width | 40 | - | ns | |
| twl(traio) | TRAIO input "L" width | 40 | Ι | ns | |



Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.22 Serial Interface

| Symbol | | Parameter | Star | Standard | |
|----------|------------------------|---------------------------------|------|----------|--------|
| Symbol | Falamelei | | Min. | Max. | - Unit |
| tc(CK) | CLKi input cycle time | When external clock is selected | 200 | - | ns |
| tw(CKH) | CLKi input "H" width | | 100 | - | ns |
| tW(CKL) | CLKi input "L" width | | 100 | - | ns |
| td(C-Q) | TXDi output delay time | | - | 90 | ns |
| th(C-Q) | TXDi hold time | | 0 | - | ns |
| tsu(D-C) | RXDi input setup time | | 10 | - | ns |
| th(C-D) | RXDi input hold time | | 90 | - | ns |
| td(C-Q) | TXDi output delay time | When internal clock is selected | - | 10 | ns |
| tsu(D-C) | RXDi input setup time | | 90 | - | ns |
| th(C-D) | RXDi input hold time | | 90 | - | ns |

i = 0 to 2 Note:

1. Vcc = 5 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.



Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.23 External Interrupt INTi (i = 0, 1, 3) Input, Key Input Interrupt Kli (i = 0 to 3)

| Svmbol | Parameter | Stan | dard | Unit |
|---------|---|--------------------|------|------|
| Symbol | Falameter | Min. | Max. | Unit |
| tw(INH) | INTi input "H" width, Kli input "H" width | 250 ⁽¹⁾ | - | ns |
| tw(INL) | INTi input "L" width, Kli input "L" width | 250 (2) | - | ns |

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



Figure 5.11 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 5 V

| Symbol | Dor | ameter | Conditi | <u></u> | S | tandard | | Unit |
|---------|------------------------|--|-----------------------|---------------|-----------|---------|------|------|
| Symbol | Fai | ameter | Conditi | OII | Min. | Тур. | Max. | Unit |
| Vон | Output "H" voltage | Other than XOUT | Drive capacity High | Iон = -5 mA | Vcc - 0.5 | - | Vcc | V |
| | | | Drive capacity Low | Іон = -1 mA | Vcc - 0.5 | - | Vcc | V |
| | | XOUT | | Іон = -200 μА | 1.0 | - | Vcc | V |
| Vol | Output "L" voltage | Other than XOUT | Drive capacity High | IoL = 5 mA | _ | - | 0.5 | V |
| | | | Drive capacity Low | IoL = 1 mA | _ | - | 0.5 | V |
| | | XOUT | | IoL = 200 μA | _ | - | 0.5 | V |
| VT+-VT- | Hysteresis | INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO | Vcc = 3.0 V | | 0.1 | 0.4 | _ | > |
| | | RESET | Vcc = 3.0 V | | 0.1 | 0.5 | - | V |
| Ін | Input "H" current | | VI = 3 V, Vcc = 3.0 V | | _ | - | 4.0 | μA |
| lil | Input "L" current | | VI = 0 V, Vcc = 3.0 V | / | _ | - | -4.0 | μΑ |
| Rpullup | Pull-up resistance | | VI = 0 V, Vcc = 3.0 V | / | 42 | 84 | 168 | kΩ |
| Rfxin | Feedback resistance | XIN | | | - | 0.3 | - | MΩ |
| RfxCIN | Feedback resistance | XCIN | | | - | 8 | - | MΩ |
| Vram | RAM hold voltage | | During stop mode | | 1.8 | - | - | V |

Table 5.24 Electrical Characteristics (3) [2.7 V \leq Vcc < 4.2 V]

Note:

1. 2.7 V \leq Vcc < 4.2 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.



Table 5.25Electrical Characteristics (4) [2.7 V \leq Vcc < 3.3 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

| Parameter | | Condition | | | | Unit |
|---|--|---|--|---|--|---|
| | High-speed | | iviin. | | | mA |
| (Vcc = 2.7 to 3.3 V) Single-chip mode, | clock mode | High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | | 0.0 | 10 | ША |
| output pins are open, other pins are Vss | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | - | 1.5 | 7.5 | mA |
| | High-speed on-chip oscillator | XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division | - | 7.0 | 15 | mA |
| | mode | XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | - | 3.0 | - | mA |
| | | XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division | - | 4.0 | - | mA |
| | | XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 1.5 | - | mA |
| | | XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1 | - | 1 | _ | mA |
| | Low-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0 | _ | 90 | 390 | μΑ |
| Low-sp | Low-speed clock mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1. VCA20 = 0 | - | 80 | 400 | μΑ |
| | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM | _ | 40 | _ | μA |
| | Wait mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation | - | 15 | 90 | μΑ |
| | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off | _ | 4 | 80 | μΑ |
| | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) | - | 3.5 | - | μA |
| | | VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | | | | |
| | Stop mode | XIN clock off, $T_{OPT} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | _ | 2.0 | 5.0 | μA |
| | | XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off | _ | 5.0 | _ | μA |
| | Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open, | Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are Vss High-speed on-chip oscillator mode Low-speed clock mode Low-speed clock mode | Power supply current (Vcc = 2.7 to 3.3 V) XIN = 10 MHz (square wave) High-speed on-chip oscillator of = 125 kHz No division Single-chip mode, other pins are open, other pins are vss XIN = 10 MHz (square wave) High-speed on-chip oscillator on = 125 kHz Divide by-8 High-speed on-chip oscillator XIN clock off High-speed on-chip oscillator on = 125 kHz Divide by-8 High-speed on-chip oscillator XIN clock off High-speed on-chip oscillator on OCO-F = 20 MHz Divide by-8 XIN clock off High-speed on-chip oscillator on OCO-F = 10 MHz Low-speed on-chip oscillator on IOCO-F = 10 MHz Divide by-8 XIN clock off High-speed on-chip oscillator on IOCO-F = 10 MHz Low-speed on-chip oscillator on IOCO-F = 10 MHz Low-speed on-chip oscillator on IOCO-F = 10 MHz Divide-by-8 XIN clock off High-speed on-chip oscillator on IOCO-F = 10 MHz Low-speed on-chip oscillator on IOCO-F = 4 MHz Divide-by-8 XIN clock off High-speed on-chip oscillator on IOCO-F = 4 MHz Divide-by-8 XIN clock off High-speed on-chip oscillator on IOCO-F = 4 MHz Divide-by-8 XIN clock off High-speed on-chip oscillator on IOCO-F = 4 MHz Divide-by-8 XIN clock off High-speed on-chip oscillator on IOCO-F = 4 MHz Divide-by-8 XIN clock off High-speed on-chip oscillator on IOCO-F = 4 MHz Divide-by-8 XIN clock off High-speed on-chip oscillator off XCIN clock oscillator on = 125 kHz Divide-by-8 XIN clock off High-speed on-chip oscillator off XCIN clock oscillator off Low-speed on-chip oscillator off Low-speed on-chip oscillator off Low-speed on-chip oscillat | Parameter Condition Min. Power supply current (lock mode, output prins are open, other prins are Vss Imp-speed in the print of the post of the post of the post of the post in the print of the post of the post of the post of the post in the print of the post of the post of the post of the post in the print of the post of the post of the post of the post in the post of the post of the post of the post of the post in the post of the post of the post of the post of the post in the post of the post of the post of the post of the post in the post of the post of the post of the post of the post in the post of the post of the post of the post of the post in the post of the post of the post of the post of the post in the post of the post of the post of the post of the post in the post of the post of the post of the post of the post in the post of the post of the post of the post of the post in the post of the post of the post of the post of the post in the post of the post of the post of the post of the post in the post of the post of the post of the post of the post in the post of the post of the post of the post of the post in the post of the po | Parameter Condition Min. Typ. Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are Vss INI = for MHz (square wave) High-speed on-chip oscillator of Low-speed on-chip oscillator on = 125 kHz - 1.5 With provide and the possibility on a = 125 kHz on-chip oscillator on = 125 kHz - 1.5 High-speed on-chip oscillator on = 125 kHz No division - 7.0 With clock off mode XIN clock off High-speed on-chip oscillator on 10CO-F = 20 MHz Low-speed on-chip oscillator on 10CO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz - 4.0 XIN clock off High-speed on-chip oscillator on 10CO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz - 1.5 XIN clock off High-speed on-chip oscillator on 10CO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz - 1.5 XIN clock off High-speed on-chip oscillator on = 125 kHz - 1.5 XIN clock off High-speed on-chip oscillator off Low-speed on-chip | Power supply currentHigh-speed (Vcc = 2.7 to 3.3 V) Single-chip model address of the speed on-chip oscillator on = 125 kHz No division other pins are vostNot.IVD. = 10 MHz (square wave) the speed on-chip oscillator on = 125 kHz No division-3.510inter pins are vostHigh-speed on-chip oscillator on the speed on-chip oscillator on the 25 kHz Low-speed to the poscillator on the 26 kHz Low-speed to the poscillator on the 26 kHz No division mode the speed on-chip oscillator on the 26 kHz No division the speed on-chip oscillator on the 26 kHz No division No division the speed on-chip oscillator on the 26 kHz No division the speed on-chip oscillator on the 26 kHz No division the speed on-chip oscillator on the 26 kHz No division the speed on-chip oscillator on the 26 kH |



Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C)

Table 5.26 External Clock Input (XOUT, XCIN)

| Symbol | Parameter | Stan | Unit | |
|-----------|-----------------------|------|------|------|
| Symbol | Falanielei | Min. | Max. | Onit |
| tc(XOUT) | XOUT input cycle time | 50 | - | ns |
| twh(xout) | XOUT input "H" width | 24 | - | ns |
| twl(xout) | XOUT input "L" width | 24 | - | ns |
| tc(XCIN) | XCIN input cycle time | 14 | - | μS |
| tWH(XCIN) | XCIN input "H" width | 7 | - | μS |
| tWL(XCIN) | XCIN input "L" width | 7 | - | μS |



Figure 5.12 External Clock Input Timing Diagram when Vcc = 3 V

Table 5.27 TRAIO Input

| Symbol | Parameter | | Standard | | |
|------------|------------------------|------|----------|------|--|
| Symbol | Falanielei | Min. | Max. | Unit | |
| tc(TRAIO) | TRAIO input cycle time | 300 | - | ns | |
| twh(traio) | TRAIO input "H" width | 120 | - | ns | |
| twl(traio) | TRAIO input "L" width | 120 | - | ns | |



Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V



Table 5.28 Serial Interface

| Symbol | | Parameter | Standard | | Unit |
|----------|------------------------|---------------------------------|----------|------|------|
| Symbol | Faianetei | | Min. | Max. | Unit |
| tc(CK) | CLKi input cycle time | When external clock is selected | 300 | - | ns |
| tw(CKH) | CLKi input "H" width | | 150 | - | ns |
| tW(CKL) | CLKi Input "L" width | | 150 | - | ns |
| td(C-Q) | TXDi output delay time | | - | 120 | ns |
| th(C-Q) | TXDi hold time | | 0 | - | ns |
| tsu(D-C) | RXDi input setup time | | 30 | - | ns |
| th(C-D) | RXDi input hold time | | 90 | - | ns |
| td(C-Q) | TXDi output delay time | When internal clock is selected | - | 30 | ns |
| tsu(D-C) | RXDi input setup time | | 120 | - | ns |
| th(C-D) | RXDi input hold time | | 90 | - | ns |

i = 0 to 2 Note:

1. Vcc = 3 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.



Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.29External Interrupt INTi (i = 0, 1, 3) Input, Key Input Interrupt Kli (i = 0 to 3)

| Symbol | Parameter | Stan | Unit | |
|---------|---|---------|------|------|
| Symbol | Falameter | | Max. | Unit |
| tw(INH) | INTi input "H" width, Kli input "H" width | 380 (1) | - | ns |
| tw(INL) | INTi input "L" width, Kli input "L" width | | I | ns |

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



Figure 5.15 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

| Symbol | Parameter | | Condition | | Standard | | | Unit |
|---------|------------------------|--|-----------------------|---------------|-----------|------|------|------|
| Symbol | Fai | Farameter | | Condition | | Тур. | Max. | Unit |
| Vон | Output "H" voltage | Other than XOUT | Drive capacity High | Іон = -2 mA | Vcc - 0.5 | - | Vcc | V |
| | | | Drive capacity Low | Iон = -1 mA | Vcc - 0.5 | - | Vcc | V |
| | | XOUT | | Іон = -200 μА | 1.0 | - | Vcc | V |
| Vol | Output "L" voltage | Other than XOUT | Drive capacity High | Iol = 2 mA | - | - | 0.5 | V |
| | | | Drive capacity Low | IoL = 1 mA | - | - | 0.5 | V |
| | | XOUT | | IOL = 200 μA | - | - | 0.5 | V |
| VT+-VT- | Hysteresis | INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO | | | 0.05 | 0.20 | _ | V |
| | | RESET | Vcc = 2.2 V | | 0.05 | 0.2 | - | V |
| Ін | Input "H" current | | VI = 2.2 V, Vcc = 2.2 | 2 V | - | - | 4.0 | μΑ |
| lı∟ | Input "L" current | | VI = 0 V, Vcc = 2.2 \ | / | - | - | -4.0 | μΑ |
| Rpullup | Pull-up resistance | | VI = 0 V, Vcc = 2.2 \ | / | 70 | 140 | 300 | kΩ |
| Rfxin | Feedback resistance | XIN | | | - | 0.3 | - | MΩ |
| RfxCIN | Feedback resistance | XCIN | | | - | 8 | - | MΩ |
| Vram | RAM hold voltage | | During stop mode | | 1.8 | - | _ | V |

Table 5.30 Electrical Characteristics (5) [1.8 V \leq Vcc < 2.7 V]

Note:

1. $1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$ and $\text{T}_{opr} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.



| Symbol | Parameter | | Condition | | Standar | d | Unit |
|--------|--|--|---|------|---------|------|------|
| Symbol | Falameter | | Condition | Min. | Тур. | Max. | Unit |
| lcc | Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open, | High-speed clock mode | XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | _ | 2.2 | - | mA |
| | other pins are Vss | | XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | - | 0.8 | _ | mA |
| | | High-speed on-chip oscillator | XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division | _ | 2.5 | 10 | mA |
| | | mode | XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 1.7 | - | mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1 | _ | 1 | _ | mA |
| | | Low-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0 | - | 90 | 300 | μA |
| | | Low-speed clock mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0 | _ | 80 | 350 | μA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0 | - | 40 | _ | μA |
| | | Wait mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | _ | 15 | 90 | μA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | _ | 4 | 80 | μA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | - | 3.5 | _ | μA |
| | | Stop mode | XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | _ | 2.0 | 5 | μA |
| | | | XIN clock off, $T_{opr} = 85^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | _ | 5.0 | _ | μA |



Timing requirements (Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C)

Table 5.32 External Clock Input (XOUT, XCIN)

| Symbol | Parameter | Stan | Unit | |
|-----------|--------------------------|------|------|-------|
| | Falameter | | Max. | Offic |
| tc(XOUT) | XOUT input cycle time | 200 | - | ns |
| twh(xout) | XOUT input "H" width | 90 | - | ns |
| twl(xout) | XOUT input "L" width | 90 | - | ns |
| tc(XCIN) | XCIN input cycle time | 14 | - | μS |
| tWH(XCIN) | XCIN input "H" width | 7 | - | μS |
| twl(xcin) | XCIN input "L" width 7 – | | | μS |



Figure 5.16 External Clock Input Timing Diagram when Vcc = 2.2 V

Table 5.33 TRAIO Input

| Symbol | Parameter | Standard | | Unit |
|------------|------------------------|----------|------|------|
| | | Min. | Max. | Unit |
| tc(TRAIO) | TRAIO input cycle time | 500 | - | ns |
| twh(traio) | TRAIO input "H" width | 200 | = | ns |
| twl(traio) | TRAIO input "L" width | 200 | - | ns |



Figure 5.17 TRAIO Input Timing Diagram when Vcc = 2.2 V

Table 5.34 Serial Interface

| Cumbal | Parameter | | Standard | | Unit |
|----------|---|---------------------------------|----------|------|------|
| Symbol | | | Min. | Max. | Unit |
| tc(CK) | CLKi input cycle time When external clock is selected | | 800 | - | ns |
| tW(CKH) | CLKi input "H" width | | 400 | - | ns |
| tW(CKL) | CLKi input "L" width | CLKi input "L" width | | | |
| td(C-Q) | TXDi output delay time | | - | 200 | ns |
| th(C-Q) | TXDi hold time | Di hold time | | - | ns |
| tsu(D-C) | RXDi input setup time | | 150 | - | ns |
| th(C-D) | RXDi input hold time | | 90 | - | ns |
| td(C-Q) | TXDi output delay time | When internal clock is selected | - | 200 | ns |
| tsu(D-C) | RXDi input setup time 150 - | | - | ns | |
| th(C-D) | RXDi input hold time | | 90 | - | ns |

i = 0 to 2

Note: 1. Vcc = 2.2 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.



Figure 5.18 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.35External Interrupt INTi (i = 0, 1, 3) Input, Key Input Interrupt Kli (i = 0 to 3)

| Symbol | Parameter | | Standard | |
|---------|---|----------|----------|------|
| Symbol | | | Max. | Unit |
| tw(INH) | INTi input "H" width, Kli input "H" width | 1000 (1) | - | ns |
| tw(INL) | INTi input "L" width, Kli input "L" width | | - | ns |

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



Figure 5.19 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.





| REVISION HISTORY | R8C/33M Group Datasheet |
|-------------------------|-------------------------|
|-------------------------|-------------------------|

| Boy | Rev. Date - | | Description |
|------|--------------|-----------|--|
| Rev. | | Page | Summary |
| 0.10 | Sep 28, 2010 | - | First Edition issued |
| 0.20 | Feb 15, 2011 | 34 | Table 5.11 revised, Note 2 added |
| | | 35 | Table 5.13 and Table 5.14 revised |
| | | 41 | Table 5.18 revised |
| | | 49 | Table 5.30 revised |
| 1.00 | Jun 27, 2011 | All pages | "Preliminary", "Under development" deleted |
| | | 4 | Table 1.3 "(D): Under development" deleted |
| | | 27 | Table 5.2 revised |
| | | 34 | Table 5.11 revised |
| | | 35 | Table 5.13 revised |
| | | 43 | Table 5.20 revised |
| | | 44 | Table 5.22 Note 1 added |
| | | 47 | Table 5.26 revised |
| | | 48 | Table 5.28 Note 1 added |
| | | 51 | Table 5.32 revised |
| | | 52 | Table 5.34 Note 1 added |
| | | | |

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The recommended where you have failed to obtain the prior written consent of Renesas Electronics and the prior written consent of Renesas Electronics and the prior written consent of Renesas Electronics. The recommended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools
- personal electronic equipment; and industrial robots.
 "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically
 designed for life support.
- *Specific*: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and mafunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and mafunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-4000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1011 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics Curope GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics Curope GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +486-12-4877-71818, Fax: +486-21-6877-71819, Fax: +486-21-6877-71818, Fax: +486-21-6876-71884 Renesas Electronics Taiwan Co., Ltd. 11 Faybourf: Faybourd, Fax: +480-21-685-6776 Renesas Electronics Korea Co., Ltd. 11F, Samik Lavied' on Billog, 720-2 Veoksam-Dong, Kangnam-Ku, Seoul 135-080, Ko