

Maxim > Design Support > Technical Documents > Application Notes > Optoelectronics > APP 4888

Keywords: DS1876 programmers reference, SFP, LDD

APPLICATION NOTE 4888

DS1876 Quick Reference Guide for the DS1876 SFP Controller

By: Hrishikesh Shinde Jan 12, 2011

Abstract: The DS1876 SFP controller with dual LDD interface allows various programming options required to configure the alarms, warnings, look-up tables (LUTs), and other functions. This customization necessitates a large register memory map. The application note provides an alternate view of the register map, which is convenient when programming the device.

Memory Map of the DS1876

The Main Device located at A2h is used for overall device configuration and transmitter 1 control, calibration, alarms, warnings, and monitoring.

- Lower Memory, A2h is addressed from 00h to 7Fh and contains alarm and warning thresholds, flags, masks, several control registers, password entry area (PWE), and the Table Select byte.
- Table 01h, A2h primarily contains user EEPROM (with PW1 level access) as well as alarm and warning enable bytes.
- Table 02h, A2h/B2h is a multifunction space that contains configuration registers, scaling and offset values, passwords, interrupt registers as well as other miscellaneous control bytes. All functions and status can be written and read from either A2h or B2h addresses.
- Table 04h, A2h contains a temperature-indexed look-up table (LUT) for control of the MOD1 voltage. The MOD1 LUT can be programmed in 2°C increments over the -40°C to +102°C range. This table also contains a temperature-indexed LUT for the MOD1 offsets.
- Table 05h, A2h is empty by default. It can be configured to contain the alarm and warning enable bytes from Table 01h, Registers F8h-FFh with the MASK bit enabled (Table 02h, Register 89h). In this case Table 01h will be empty.
- Table 06h, A2h contains a temperature-indexed LUT for control of the APC1 voltage. The APC1 LUT can be programmed in 2°C increments over the -40°C to +102°C range. This also contains a temperature-indexed LUT for the APC1 offsets.

The Main Device located at B2h is used for transmitter 2 control, calibration, alarms, warnings, and monitoring.

- Lower Memory, B2h is addressed from 00h to 7Fh and contains alarm and warning thresholds, flags, masks, several control registers, password entry area (PWE), and the Table Select byte.
- Table 01h, B2h contains alarm and warning enable bytes.
- Table 04h, B2h contains a temperature-indexed LUT for control of the MOD2 voltage. The MOD2 LUT can be programmed in 2°C increments over the -40°C to +102°C range. This table also contains a temperature-indexed LUT for the MOD2 offsets.
- Table 05h, B2h is empty by default. It can be configured to contain the alarm and warning enable bytes from Table 01h, Registers F8h-FFh with the MASK bit enabled (Table 02h, Register 89h). In this case Table 01h will be empty.
- Table 06h, B2h contains a temperature-indexed LUT for control of the APC2 voltage. The APC2 LUT can be programmed in 2°C increments over the -40°C to +102°C range. This also contains a temperature-indexed LUT for the APC2 offsets.
- Auxiliary memory (Device A0h) contains 256 bytes of EE memory accessible from address 00h–FFh. It is selected
 with the device address of A0h.


Refer to the tables below for a more complete detail of each byte's function, as well as for Read/Write permissions for each Byte.

Shadowed EEPROM

Many nonvolatile (NV) memory locations (listed in the Register references section below) are actually Shadowed EEPROM and are controlled by the SEEB bit in Table 02h, Register 80h.

The DS1876 incorporates Shadowed EEPROM memory locations for key memory addresses that can be written many times. By default, the Shadowed EEPROM bit, SEEB, is not set and these locations act as ordinary EEPROM. By setting SEEB, these locations function like SRAM cells which allow an infinite number of write cycles without concern for wearing out the EEPROM. This functionality also eliminates the requirement for the EEPROM write time, t_{WR}. Because changes made with SEEB enabled do not affect the EEPROM, these changes are not retained through power cycles. The power-on value is the last value written with SEEB disabled. This function can be used to limit the number of EEPROM writes during calibration or to change the monitor thresholds periodically during normal operation, thus helping to reduce the number of times that EEPROM is written. The memory map description indicates which locations are Shadowed EEPROM.

DS1876 Memory Map



Register Reference

The following tables provide an easy reference to the Lower Memory and Tables 00h, 01h and 02h. For a description of the functionality for each bit, please refer to the corresponding register in the data sheet. Tables 04h through 08h are LUTs that do not require a separate reference and, thus, not included here. Please refer to the data sheet for detailed information about these tables. Rows with values that are common to the A2h and B2h device address are marked in green. Those rows with values that are different for A2h and B2h device address are marked in red. Rows that are mixed A2h and B2h accessible are marked in yellow.

Note: RSVD is used as an acronym for reserved.

Lower Memory

Lower Memory									
Register Name	Register Addr (h)	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TEMP ALARM HI	00, 04	S	26	25	24	23	22	21	20
TEMP WARN HI	01, 05	2-1	2-2	2-3	2-4	2 ⁻⁵	2-6	2-7	2-8
TEMP ALARM LO	02, 06	S	26	25	24	23	22	21	20
TEMP WARN LO	03, 07	2-1	2-2	2-3	2-4	2 ⁻⁵	2-6	2-7	2-8
V _{CC} ALARM HI	08, 0C	215	214	213	212	211	210	29	28
V _{CC} WARN HI	09, 0D	27	26	25	24	23	22	21	20
BMON ALARM	10, 14, 18, 1C	215	214	213	212	211	210	2 ⁹	28
HI PMON ALARM HI BMON WARN	11, 15, 19, 1D	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰
HI PMON WARN HI									
V _{CC} ALARM LO	0A, 0E	215	214	213	212	211	210	2 ⁹	28
V _{CC} WARN LO	0B, 0F	27	26	25	24	23	22	21	20
BMON ALARM	12, 16, 1A, 1E	215	214	213	212	211	210	29	28
LO PMON ALARM LO									
BMON WARN LO	13, 17, 1B, 1F	2 ⁷	26	2 ⁵	24	2 ³	2 ²	21	2 ⁰
PMON WARN LO									
PW2 EE	20–47	EE	EE	EE	EE	EE	EE	EE	EE
PW2 EE	48–57	EE	EE	EE	EE	EE	EE	EE	EE
PW2 EE	58–5F	EE	EE	EE	EE	EE	EE	EE	EE
TEMP VALUE	60	S	26	25	24	23	22	21	20
	61	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8
V _{CC} VALUE	62	2 ¹⁵	2 ¹⁴	2 ¹³	212	2 ¹¹	2 ¹⁰	2 ⁹	28
100 1122	63	27	26	25	24	23	22	21	20
BMON VALUE	64, 66	215	214	213	212	211	210	29	28
PMON VALUE	65, 67	27	26	25	24	23	22	21	20
RESERVED	68–6D	0	0	0	0	0	0	0	0
STATUS	6E	<d>TXDS</d>	<d>TXDC</d>			<c>RSELC</c>	<d>TXFS</d>	<d>RAM</d>	<c>RDYB</c>
UPDATE	6F	TEMP RDY	V _{CC} RDY	BMON RDY	PMON RDY	RSVD	RSVD		RSVD
ALARM ₃	70	TEMP HI	TEMP LO	V _{CC} HI	V _{CC} LO	BMON HI	BMON LO	HI	PMON LO
ALARM ₂	71	RSVD	RSVD	RSVD	RSVD	RSVD		FETG	TXFINT
ALARM ₁	72	RSVD	RSVD	RSVD	RSVD	HBAL	RSVD		TXP LO
RESERVED	73	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
WARN ₃	74	TEMP HI	TEMP	V _{CC} HI	V _{CC} LO	BMON HI	BMON LO	PMON	PMON

			LO					HI	LO
RESERVED	75	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
RESERVED	76-7A	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
	7B	231	230	2 ²⁹	228	227	226	225	224
PASSWORD	7C	223	222	221	220	219	218	217	216
ENTRY	7D	215	214	213	212	211	210	29	28
	7E	27	26	25	24	23	22	21	20
TABLE SELECT	7F	27	26	25	24	23	22	21	20

Table 01h

Register Name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EEPROM	80–F7	EE	EE	EE	EE	EE	EE	EE	EE
ALARM EN ₃	F8	<c>TEMP</c>	<c>TEMP LO</c>	<c>V_{CC}</c>	<c>VCC LO</c>	<d>BMON</d>	<d>BMON</d>	<d>PMON HI</d>	<d>PMON LO</d>
RESERVED	F9	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
ALARM EN ₁	FA	RSVD	RSVD	RSVD	RSVD	HBAL	RSVD	TXP HI	TXP LO
RESERVED	FB	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
WARN EN ₃	FC	<c>TEMP HI</c>	<c>TEMP LO</c>	<c>V_{CC}</c>	<c>VCC LO</c>	<d>BMON</d>	<d>BMON LO</d>	<d>PMON HI</d>	<d>PMON LO</d>
RESERVED	FD-FF	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

Table 02h

Table 0211									
Register Name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
MODE	80H	SEEB	MOD2 EN	QT2 EN	APC2 EN	AEN	MOD1 EN	QT1 EN	APC1 EN
T INDEX	81h	27	26	25	24	23	22	21	20
RESERVED	82–85	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
DEVICE ID	86	0	1	1	1	0	0	1	1
DEVICE VER	87				DEVI	CE VERSION	J		
CNFGA	88	QTHEXT2	QTHEXT1	RSVD	ASEL	MASK	INVRSOUT	INVTXFOUT2	INVTXFOUT1
CNFGB	89	IN1C	INVOUT1	ALATCH2	QTLATCH2	WLATCH2	ALATCH1	QTLATCH1	WLATCH1
CNFGC	8A	TXDFG2	TXDFLT2	TXDIO2	TXDFG1	TXDFLT1	TXDIO1	RSVD	RSVD
DEVICE ADDR	8B	27	26	25	24	23	22	21	20
RANGING ₂	8C	RSVD	HBIAS2 ₂	HBIAS2 ₁	HBIAS2 ₀	RSVD	TXP2 ₂	TXP2 ₁	TXP2 ₀
RANGING ₁	8D	RSVD	HBIAS1 ₂	HBIAS1 ₁	HBIAS1 ₀	RSVD	TXP1 ₂	TXP1 ₁	TXP1 ₀
RIGHT SHIFT ₂	8E	RSVD	BMON2 ₂	BMON2 ₁	BMON2 ₀	RSVD	PMON2 ₂	PMON2 ₁	PMON2 ₀
RIGHT SHIFT ₂	8F	RSVD	BMON1 ₂	BMON1 ₁	BMON1 ₀	RSVD	PMON1 ₂	PMON1 ₁	PMON1 ₀
RESERVED	90-91	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
V _{CC} SCALE BMON2 SCALE	92, 98, 9A, 9C, 9E	2 ¹⁵	214	2 ¹³	2 ¹²	2 ¹¹	210	29	28
PMON2 SCALE BMON1 SCALE	93, 99, 9B, 9D,	2 ⁷	2 ⁶	25	24	2 ³	2 ²	21	20

PMON1 SCALE	9F								
RESERVED	94–97	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
INTERNAL	A0	S	28	27	26	25	24	23	22
TEMP OFFSET	A1	21	20	2-1	2-2	2-3	2-4	2-5	2-6
V _{CC} OFFSET BMON2	A2, A8, AA, AC, AE	S	S	2 ¹⁵	2 ¹⁴	2 ¹³	212	211	2 ¹⁰
OFFSET PMON2 OFFSET BMON1 OFFSET PMON1 OFFSET	A3, A9, AB, AD, AF	2 ⁹	28	2 ⁷	26	2 ⁵	2 ⁴	23	2 ²
RESERVED	A4-A7	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
	B0	231	230	2 ²⁹	2 ²⁸	2 ²⁷	226	2 ²⁵	2 ²⁴
PW1	B1	2 ²³	222	2 ²¹	2 ²⁰	219	218	2 ¹⁷	216
1 001	B2	215	214	213	212	211	210	29	28
	B3	27	26	25	24	23	22	21	20
	B4	231	230	2 ²⁹	2 ²⁸	2 ²⁷	226	2 ²⁵	2 ²⁴
PW2	B5	2 ²³	222	2 ²¹	2 ²⁰	219	218	2 ¹⁷	216
F VVZ	B6	215	214	213	212	211	210	29	28
	B7	27	26	25	24	23	22	21	20
RESERVED	B8	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
HBIAS2 DAC	В9	27	26	25	24	23	22	21	20
HTXP2 DAC	BA	27	26	25	24	23	22	21	20
LTXP2 DAC	BB	27	26	2 ⁵	24	23	2 ²	21	20
RESERVED	BC	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
HBIAS1 DAC	BD	27	26	25	24	23	22	21	20
HTXP1 DAC	BE	27	26	25	24	23	22	21	20
LTXP1 DAC	BF	27	26	25	24	23	22	21	20
PW_ENA	C0	RSVD	RWTBL1C	RWTBL2	RWTBL1A	RWTBL1B	WLOWER	WAUXA	WAUXB
PW_ENB	C1	RWTBL46	RTBL1C	RTBL2	RTBL1A	RTBL1B	WPW1	WAUXAU	WAUXBU
RESERVED	C2-C5	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
POLARITY	C6	RSVD	RSVD	RSVD	RSVD	MOD2P	APC2P	MOD1P	APC1P
TBLSELPON	C7	27	26	25	24	23	22	21	20
MOD2 DAC	C8	0	0	0	0	0	0	29	28
MODZ DAC	C9	27	26	25	24	23	22	21	20
4 DOO DAG	CA	0	0	0	0	0	0	29	28
APC2 DAC	СВ	2 ⁷	2 ⁶	25	24	2 ³	22	21	20
14004 546	CC	0	0	0	0	0	0	29	28
MOD1 DAC	CD	27	26	25	24	23	22	21	20
	CE	0	0	0	0	0	0	29	28
APC1 DAC	CF	27		25	24	23	22	21	20
				_				_	_

EMPTY D0-FF EMPTY

Related Parts		
DS1876	SFP Controller with Dual LDD Interface	Free Samples

More Information

For Technical Support: http://www.maximintegrated.com/support

For Samples: http://www.maximintegrated.com/samples

Other Questions and Comments: http://www.maximintegrated.com/contact

Application Note 4888: http://www.maximintegrated.com/an4888

APPLICATION NOTE 4888, AN4888, AN 4888, APP4888, Appnote4888, Appnote 4888

Copyright © by Maxim Integrated Products

Additional Legal Notices: http://www.maximintegrated.com/legal