

Quad UV/OV Positive/Negative Voltage Supervisor

ADM2914-EP

FEATURES

Quad UV/OV positive/negative supervisor Supervises up to 2 negative rails Adjustable UV and OV input thresholds High threshold accuracy over temperature: ±1.5% 1 V buffered reference output Open-drain UV and OV reset outputs Adjustable reset timeout Outputs guaranteed down to V_{CC} of 1 V Glitch immunity 62 µA supply current 16-lead QSOP package

ENHANCED PRODUCT FEATURES

Operating temperature range of -55°C to +125°C

APPLICATIONS

Server supply monitoring FPGA/DSP core and I/O voltage monitoring Telecommunications equipment Medical equipment

GENERAL DESCRIPTION

The ADM2914-EP is a quad voltage supervisory IC ideally suited for monitoring multiple rails in a wide range of applications.

Each monitored rail has two dedicated input pins, VHx and VLx, which allow each rail to be monitored for both overvoltage (OV) and undervoltage (UV) conditions. A common active low undervoltage ($\overline{\text{UV}}$) and overvoltage ($\overline{\text{OV}}$) pin is shared by each of the monitored voltage rails.

The ADM2914-EP includes a 1 V buffered reference output, REF, that acts as an offset when monitoring a negative voltage. The three-state SEL pin determines the polarity of the third and fourth inputs, that is, it configures the device to monitor positive or negative supplies.



The device incorporates an internal shunt regulator that enables the device to be used in higher voltage systems. This feature requires a resistor to be placed between the main supply rail and the $V_{\rm CC}$ pin to limit the current flow into the $V_{\rm CC}$ pin to no greater than 10 mA. The ADM2914-EP uses the internal shunt regulator to regulate $V_{\rm CC}$ if the supply line exceeds the absolute maximum ratings.

The ADM2914-EP offers a latching overvoltage output that can be cleared by toggling the \overline{LATCH} input pin.

The ADM2914-EP is available in a 16-lead QSOP package. The device operates over the extended temperature range of -55° C to $+125^{\circ}$ C.

Additional application and technical information can be found in the ADM2914 data sheet.

Rev. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1
Enhanced Product Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Revision History	2
Specifications	3

Absolute Maximum Ratings4
ESD Caution4
Pin Configuration and Function Descriptions5
Typical Performance Characteristics6
Outline Dimensions
Ordering Guide8

REVISION HISTORY

6/11—Revision 0: Initial Version

SPECIFICATIONS

 $T_A = -55^{\circ}C$ to $+125^{\circ}C$. Typical values at $T_A = 25^{\circ}C$, unless otherwise noted. $V_{CC} = 3.3$ V, VLx = 0.45 V, VHx = 0.55 V, $\overline{LATCH} = V_{CC}$, SEL = V_{CC} , unless otherwise noted.

Table 1.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
SHUNT REGULATOR					
Vcc Shunt Regulator Voltage, Vshunt	6.2	6.6	6.9	v	l _{cc} = 5 mA
	6.2	6.6	7.0	v	T _A = -55°C to +125°C
V_{CC} Shunt Regulator Load Regulation, ΔV_{SHUNT}		200	300	mV	$I_{cc} = 2 \text{ mA to } 10 \text{ mA}$
SUPPLY					
Supply Voltage, V _{cc} ¹	2.3		V _{SHUNT}	v	
Minimum V _{cc} Output Valid, V _{ccr(MIN)}			1	v	
Supply Undervoltage Lockout, V _{CC(UVLO)}	1.9	2	2.1	v	V _{cc} rising
Supply Undervoltage Lockout Hysteresis, ΔV _{CC(HYST)}	5	25	50	mV	-
Supply Current, I _{cc}		62	100	μA	$V_{CC} = 2.3 V \text{ to } 6 V$
REFERENCE OUTPUT					
Reference Output Voltage, V _{REF}	0.985	1	1.015	v	$I_{VREF} = \pm 1 \text{ mA}$
	0.985	1	1.020	v	T _A = -55°C to +125°C
UNDERVOLTAGE/OVERVOLTAGE CHARACTERISTICS				1	
Undervoltage/Overvoltage Threshold, Vuot	492.5	500	507.5	mV	
Undervoltage/Overvoltage Threshold to Output Delay, tuod	50	125	500	μs	$VHx = V_{UOT} - 5 \text{ mV or } VLx = V_{UOT} + 5 \text{ mV}$
VHx, VLx Input Current, IVHL			±15	nA	
			±30	nA	T _A = -55°C to +125°C
UV/OV Timeout Period, tuoto	6	8.5	12.5	ms	C _{TIMER} = 1 nF
	6	8.5	14	ms	$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$
OV LATCH CLEAR INPUT					
OV Latch Clear Threshold Input High, VLATCH(IH)	1.2			v	
OV Latch Clear Threshold Input Low, VLATCH(IL)			0.8	v	
			±1	μA	$V_{\text{LATCH}} > 0.5 \text{ V}$
			±1	μΛ	VLAICH > 0.5 V
	1 2	2.1	2.0		N 0V
	-1.3	-2.1	-2.8	μA	$V_{\text{TIMER}} = 0 V$
	-1.2	-2.1	-2.8	μA	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$
TIMER Pull-Down Current, ITIMER(DOWN)	1.3	2.1 2.1	2.8	μA	$V_{\text{TIMER}} = 1.6 \text{ V}$
	1.2 -180	2.1 270	2.8	μA mV	$T_A = -55^{\circ}C$ to $+125^{\circ}C$
TIMER Disable Voltage, V _{TIMER(DIS)}	-180	-270		mv	Referenced to V _{cc}
	1			v	
Output Voltage High, $\overline{UV}/\overline{OV}$, V_{OH}	1			1 -	$V_{cc} = 2.3 \text{ V}; I_{\overline{UV}/\overline{OV}} = -1 \mu \text{A}$
Output Voltage Low, UV/OV, VoL		0.1	0.3	V	$V_{CC} = 2.3 \text{ V}; I_{\overline{UV}/\overline{OV}} = 2.5 \text{ mA}$
		0.01	0.15	V	$V_{cc} = 1 \text{ V}; I_{\overline{uv}} = 100 \ \mu\text{A}$
THREE-STATE INPUT SEL					
Low Level Input Voltage, V⊾			0.4	V	
High Level Input Voltage, V _{IH}	1.4			V	
Pin Voltage When Left in High-Z State, V_Z	0.7	0.9	1.1	V	$I_{SEL} = \pm 10 \ \mu A$
	0.6	0.9	1.2	V	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$
SEL High, Low Input Current, Isel			±25	μΑ	
Maximum SEL Input Current, Isel(MAX)			±30	μΑ	SEL tied to V_{CC} or GND

¹ The maximum voltage on the V_{cc} pin is limited by the input current. The V_{cc} pin has an internal 6.5 V shunt regulator and, therefore, a low impedance supply greater than 6 V may exceed the maximum allowed input current. When operating from a higher supply than 6 V, always use a dropper resistor.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating		
Vcc	–0.3 V to +6 V		
UV, OV	–0.3 V to +16 V		
TIMER	–0.3 V to (V _{CC} + 0.3 V)		
VLx, VHx, LATCH, SEL	–0.3 V to +7.5 V		
lcc	10 mA		
Reference Load Current (IREF)	±1 mA		
I _{UV} , I _{OV}	10 mA		
Storage Temperature Range	–65°C to +150°C		
Operating Temperature Range	−55°C to +125°C		
Lead Temperature (Soldering, 10 sec)	300°C		

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3. Thermal Resistance

Package Type	θ _{JA}	Unit °C/W	
16-Lead QSOP	104		

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

VH2 3 VL2 4 VH3 5 VL3 6 VL3 6 VH4 7 VL4 8 VH2 7 VL4 8 VH2 4 VH2 4 VH3 5 VL3 6 VH4 7 VL4 8 VH4 7 VL4 8 VH2 4 VH3 7 VL4 8 VH3 7 VL4 7 VL4 8 VH3 7 VL4 7

Figure 2. ADM2914-EP Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	VH1	Voltage High Input 1 and Voltage High Input 2. If the voltage monitored by VH1 or VH2 drops below 0.5 V, an
3	VH2	undervoltage condition is detected. Connect to V_{CC} when not in use.
2	VL1	Voltage Low Input 1 and Voltage Low Input 2. If the voltage monitored by VL1 or VL2 rises above 0.5 V, an
4	VL2	overvoltage condition is detected. Tie to GND when not in use.
5	VH3	Voltage High Input 3 and Voltage High Input 4. The polarity of these inputs is determined by the state of the SEL
7	VH4	pin. When the monitored input is configured as a positive voltage and the voltage monitored by VH3 or VH4 drops below 0.5 V, an undervoltage condition is detected. Conversely, when the input is configured as a negative voltage and the input drops below 0.5 V, an overvoltage condition is detected. Connect to V _{CC} when not in use.
6	VL3	Voltage Low Input 3 and Voltage Low Input 4. The polarity of these inputs is determined by the state of the SEL pin.
8	VL4	When the monitored input is configured as a positive voltage and the voltage monitored by VL3 or VL4 rises above 0.5 V, an overvoltage condition is detected. Conversely, when the input is configured as a negative voltage and the input rises above 0.5 V, an undervoltage condition is detected. Tie to GND when not in use.
9	GND	Device Ground.
10	REF	Buffered Reference Output. This pin is a 1 V reference that is used as an offset when monitoring negative voltages. This pin can source or sink 1 mA and drive loads up to 1 nF. Larger capacitive loads may lead to instability. Leave unconnected when not in use.
11	OV	Overvoltage Reset Output. OV is asserted low if a negative polarity input voltage drops below its associated
		threshold or if a positive polarity input voltage exceeds its threshold. The ADM2914-EP allows $\overline{\text{OV}}$ to be latched
		low. This pin has a weak pull-up to VCC and can be pulled up to 16 V externally. Leave this pin unconnected when not in use.
12	UV	Undervoltage Reset Output. UV is asserted low if a negative polarity input voltage exceeds its associated threshold or if a positive polarity input voltage drops below its threshold. UV is held low for an adjustable timeout period set
		by the external capacitor tied to the TIMER pin. The UV pin has a weak pull-up to V _{CC} and can be pulled up to 16 V externally via an external pull-up resistor. Leave this pin unconnected when not in use.
13	LATCH	\overline{OV} Latch Bypass Input/Clear Pin. When pulled high, the \overline{OV} latch is cleared. When held high, the \overline{OV} output has the same delay and output characteristics as the \overline{UV} output. When pulled low, the \overline{OV} output is latched when asserted.
14	SEL	Input Polarity Select. This three-state input pin allows the polarity of VH3, VL3, VH4, and VL4 to be configured. Connect to V _{CC} or GND, or leave open to select one of three possible input polarity configurations.
15	TIMER	Adjustable Reset Delay Timer. Connect an external capacitor to the TIMER pin to program the reset timeout delay. Refer to Figure 14 in the Typical Performance Characteristics section. Connect this pin to V_{CC} to bypass the timer.
16	V _{CC}	Supply Voltage. V _{CC} operates as a direct supply for voltages up to 6 V. For voltages greater than 6 V, it operates as a shunt regulator. A dropper resistor must be used in this configuration to limit the current to less than 10 mA. When used without the resistor, the voltage at this pin must not exceed 6 V. A 0.1 μ F bypass capacitor or greater should be used.



Figure 5. Vcc Shunt Voltage vs. Temperature



Figure 8. Transient Duration vs. Comparator Overdrive



OUTLINE DIMENSIONS



Figure 15. 16-Lead Shrink Small Outline Package [QSOP] (RQ-16)

Dimensions shown in inches and (millimeters)

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADM2914-1SRQZEP	-55°C to +125°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16
ADM2914-1SRQZEP-R7	–55°C to +125°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16

¹ Z = RoHS Compliant Part.

©2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09789-0-6/11(0)



www.analog.com

01-28-2008-A

Rev. 0 | Page 8 of 8