



ispLSI[®] 2096VE

3.3V In-System Programmable SuperFAST[™] High Density PLD

Features

- SuperFAST HIGH DENSITY PROGRAMMABLE LOGIC
 4000 PLD Gates
- 96 I/O Pins, Six Dedicated Inputs
- 96 Registers
- High Speed Global Interconnect
- Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
- Small Logic Block Size for Random Logic
- 100% Functional, JEDEC and Pinout Compatible with ispLSI 2096V Devices
- Pinout Compatible with ispLSI 2192VE
- 3.3V LOW VOLTAGE 2096 ARCHITECTURE — Interfaces with Standard 5V TTL Devices
- HIGH PERFORMANCE E²CMOS[®] TECHNOLOGY
- fmax = 250MHz Maximum Operating Frequency
- tpd = 4.0ns Propagation Delay
- Electrically Erasable and Reprogrammable
- Non-Volatile
- 100% Tested at Time of Manufacture
- Unused Product Term Shutdown Saves Power
- IN-SYSTEM PROGRAMMABLE
- 3.3V In-System Programmability (ISP™) Using Boundary Scan Test Access Port (TAP)
- Open-Drain Output Option for Flexible Bus Interface Capability, Allowing Easy Implementation of Wired-OR or Bus Arbitration Logic
- Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality
- Reprogram Soldered Devices for Faster Prototyping
- 100% IEEE 1149.1 BOUNDARY SCAN TESTABLE
- THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAS
- Enhanced Pin Locking Capability
- Three Dedicated Clock Input Pins
- Synchronous and Asynchronous Clocks
- Programmable Output Slew Rate Control
- Flexible Pin Placement
- Optimized Global Routing Pool Provides Global Interconnectivity
- LEAD-FREE PACKAGE OPTIONS

Functional Block Diagram



Description

The ispLSI 2096VE is a High Density Programmable Logic Device containing 96 Registers, six Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 2096VE features in-system programmability through the Boundary Scan Test Access Port (TAP) and is 100% IEEE 1149.1 Boundary Scan Testable. The ispLSI 2096VE offers non-volatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems.

The basic unit of logic on the ispLSI 2096VE device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 .. C7 (see Figure 1). There are a total of 24 GLBs in the ispLSI 2096VE device. Each GLB is made up of four macrocells. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any GLB on the device.

The devices also have 96 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, output or bi-directional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. Each output can

August 2004

Copyright © 2004 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com



Functional Block Diagram

Figure 1. ispLSI 2096VE Functional Block Diagram



be programmed independently for fast or slow output slew rate to minimize overall output switching noise. Device pins can be safely driven to 5V signal levels to support mixed-voltage systems.

Eight GLBs, 32 I/O cells, two dedicated inputs and two ORPs are connected together to make a Megablock (see Figure 1). The outputs of the eight GLBs are connected to a set of 32 universal I/O cells by the two ORPs. Each ispLSI 2096VE device contains three Megablocks.

The GRP has as its inputs, the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI 2096VE device are selected using the dedicated clock pins. Three dedicated clock pins (Y0, Y1, Y2) or an asynchronous clock can be selected on a GLB basis. The asynchronous or Product Term clock can be generated in any GLB for its own clock.

Programmable Open-Drain Outputs

In addition to the standard output configuration, the outputs of the ispLSI 2096VE are individually programmable, either as a standard totem-pole output or an open-drain output. The totem-pole output drives the specified Voh and Vol levels, whereas the open-drain output drives only the specified Vol. The Voh level on the open-drain output depends on the external loading and pull-up. This output configuration is controlled by a programmable fuse. The default configuration when the device is in bulk erased state is totem-pole configuration. The open-drain/totem-pole option is selectable through the ispLEVER software tools.



Absolute Maximum Ratings ¹

Supply Voltage V_{cc} 0.5 to +5.4V
Input Voltage Applied0.5 to +5.6V
Off-State Output Voltage Applied0.5 to +5.6V
Storage Temperature65 to 150°C
Case Temp. with Power Applied55 to $125^{\circ}C$
Max. Junction Temp. (T _J) with Power Applied 150°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Condition

SYMBOL	PA	MIN.	MAX.	UNITS		
Vcc		Commercial $T_A = 0^{\circ}C$ to + 70°C		3.0	3.6	V
VCC	Supply Voltage	3.0	3.6	V		
VIL	Input Low Voltage			V _{SS} -0.5	0.8	V
VIH	Input High Voltage			2.0	5.25	V

Table 2-0005/2096VE

Capacitance (T_A=25°C, f=1.0 MHz)

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
C ₁	Dedicated Input Capacitance	8	pf	$V_{CC} = 3.3V, V_{IN} = 0.0V$
C ₂	I/O Capacitance	6	pf	$V_{CC} = 3.3V, V_{I/O} = 0.0V$
C ₃	Clock and Global Output Enable Capacitance	10	pf	$V_{CC} = 3.3V, V_{Y} = 0.0V$

Table 2-0006/2096VE

Erase Reprogram Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Erase/Reprogram Cycles	10000	_	Cycles

Table 2-0008/2096VE



Switching Test Conditions

Input Pulse Levels	GND to 3.0V							
Input Rise and Fall Time	≤ 1.5ns 10% to 90%							
Input Timing Reference Levels	1.5V							
Output Timing Reference Levels	1.5V							
Output Load	See Figure 2							

3-state levels are measured 0.5V from steady-state active level.

Table 2-0003/2096VE

Output Load Conditions (see Figure 2)

-	TEST CONDITION	R1	R2	CL		
A		316Ω	348Ω	35pF		
В	Active High	8	348Ω	35pF		
	Active Low	316Ω	348Ω	35pF		
	Active High to Z at V _{OH} -0.5V	×	348Ω	5pF		
С	Active Low to Z at V _{OL} +0.5V	316Ω	348Ω	5pF		
Table 2-0004/2096VE						

Figure 2. Test Load



*CL includes Test Fixture and Probe Capacitance.

0213A/2096VE

DC Electrical Characteristics

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP ³	MAX.	UNITS
VOL	Output Low Voltage	I _{OL} = 8 mA	_	_	0.4	V
V он	Output High Voltage	I _{OH} = -4 mA	2.4	_	_	V
lı∟	Input or I/O Low Leakage Current	$0V \le V_{IN} \le V_{IL}$ (Max.)	_	_	-10	μΑ
Ін	Input or I/O High Lookage Current	$(V_{CC} - 0.2)V \le V_{IN} \le V_{CC}$	_	_	10	μΑ
	Input or I/O High Leakage Current	$V_{\rm CC} \le V_{\rm IN} \le 5.25 \rm V$	_	_	10	μΑ
IL-isp	BSCAN Input Low Leakage Current	$0V \le V_{IN} \le V_{IL}$	_	_	-150	μΑ
IL-PU	I/O Active Pull-Up Current	$0V \le V_{IN} \le V_{IL}$	_	_	-150	μΑ
OS ¹	Output Short Circuit Current	V_{CC} = 3.3V, V_{OUT} = 0.5V	_	_	-100	mA
ICC ^{2, 4}	Operating Power Supply Current	$V_{IL} = 0.0V, V_{IH} = 3.0V$		125	_	mA
		f _{CLOCK} = 1 MHz		125		
1. One out	out at a time for a maximum duration of	one second. $V_{OUT} = 0.5V$ was selected to	avoid tes	st	Table 2-00	07A/2096VE

1. One output at a time for a maximum duration of one second. $V_{OUT} = 0.5V$ was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested.

2. Measured using six 16-bit counters.

3. Typical values are at V_{CC} = 3.3V and T_A= 25°C.

 Maximum I_{CC} varies widely with specific device configuration and operating frequency. Refer to the Power Consumption section of this data sheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum I_{CC}.



External Timing Parameters

Over Recommended Operating Conditions

DADAMETER	TEST ³		DECODIPTION ¹	-2	50	-2	00	
PARAMETER COND. #		#		MIN.	MAX.	MIN.	MAX.	UNITS
t pd1	A	1	Data Propagation Delay, 4PT Bypass, ORP Bypass	-	4.0	-	4.5	ns
t pd2	A	2	Data Propagation Delay	-	6.0	-0	7.0	ns
f max	A	3	Clock Frequency with Internal Feedback ²	250	-	200	-	MHz
f max (Ext.)	-	4	Clock Frequency with External Feedback $\left(\frac{1}{tsu2 + tco1}\right)$	158	-	133	19	MHz
f max (Tog.)	-	5	Clock Frequency, Max. Toggle	277	-	200		MHz
t su1	-	6	GLB Reg. Setup Time before Clock, 4 PT Bypass	_B Reg. Setup Time before Clock, 4 PT Bypass 2.5 – 3,				
t co1	A	7	GLB Reg. Clock to Output Delay, ORP Bypass	-	3.0	90	3.5	ns
t h1	-	8	GLB Reg. Hold Time after Clock, 4 PT Bypass	0.0	-	0.0	Щ	ns
t su2	-	9	GLB Reg. Setup Time before Clock		-	4.0	Ļ	ns
tco2	A	10	GLB Reg. Clock to Output Delay	-	3.7		4.5	ns
t h2	-	11	GLB Reg. Hold Time after Clock	0.0	-	0.0	H	ns
t r1	A	12	Ext. Reset Pin to Output Delay, ORP Bypass	-	6.0	D	6.0	ns
t rw1	-	13	Ext. Reset Pulse Duration	3.5	-	4.0	05	ns
t ptoeen	В	14	Input to Output Enable	-	6.0	ιū	8.0	ns
t ptoedis	С	15	Input to Output Disable	-	6.0	5	8.0	ns
t goeen	В	16	Global OE Output Enable	Global OE Output Enable – 4.0		5	5.0	ns
t goedis	С	17	Global OE Output Disable	-	4.0	-	5.0	ns
t wh	_	18	External Synchronous Clock Pulse Duration, High	1.8	-	2.5	-	ns
t wl	-	19	External Synchronous Clock Pulse Duration, Low	1.8	-	2.5	_	ns

1. Unless noted otherwise, all parameters use a GRP load of four, 20 PTXOR path, ORP and Y0 clock.

2. Standard 16-bit counter using GRP feedback.

3. Reference Switching Test Conditions section.

Table 2-0030A/2096VE v.1.0



v.1.0

External Timing Parameters

Over Recommended Operating Conditions

	TEST ³	<u>и</u>		-1	35	-1	00		
PARAMETER COND. #		#	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	UNITS	
t pd1	A	1	Data Propagation Delay, 4PT Bypass, ORP Bypass	-	7.5	_	10.0	ns	
t pd2	A	2	Data Propagation Delay	-	10.0	_	13.0	ns	
f max	A	3	Clock Frequency with Internal Feedback ²	135	-	100	-	MHz	
f max (Ext.)	_	4	Clock Frequency with External Feedback $\left(\frac{1}{tsu2 + tco1}\right)$	100	-	77	-	MHz	
f max (Tog.)	_	5	Clock Frequency, Max. Toggle	143	-	100	-	MHz	
t su1	_	6	GLB Reg. Setup Time before Clock, 4 PT Bypass	3 Reg. Setup Time before Clock, 4 PT Bypass 5.0 - 6.5 -					
t co1	A	7	B Reg. Clock to Output Delay, ORP Bypass - 4.0 - 5					ns	
t h1	_	8	GLB Reg. Hold Time after Clock, 4 PT Bypass	0.0	-	0.0	-	ns	
t su2	_	9	GLB Reg. Setup Time before Clock	6.0	-	8.0	-	ns	
tco2	A	10	GLB Reg. Clock to Output Delay	_	5.0	_	6.0	ns	
t h2	_	11	GLB Reg. Hold Time after Clock	0.0	-	0.0	-	ns	
t r1	Α	12	Ext. Reset Pin to Output Delay, ORP Bypass	_	9.0	_	12.5	ns	
trw1	_	13	Ext. Reset Pulse Duration	5.0	-	6.5	-	ns	
t ptoeen	В	14	Input to Output Enable	_	12.0	_	15.0	ns	
t ptoedis	С	15	Input to Output Disable	_	12.0	_	15.0	ns	
tgoeen	В	16	Global OE Output Enable					ns	
t goedis	С	17	Global OE Output Disable	Global OE Output Disable - 7.0 - 9.0				ns	
t wh	_	18	External Synchronous Clock Pulse Duration, High	3.5	-	5.0	-	ns	
twl	_	19	External Synchronous Clock Pulse Duration, Low						

1. Unless noted otherwise, all parameters use a GRP load of four, 20 PTXOR path, ORP and Y0 clock.

2. Standard 16-bit counter using GRP feedback.

3. Reference Switching Test Conditions section.



Internal Timing Parameters¹

Over Recommended Operating Conditions

ARAMETER	#2	DECODIDITION	-2	50	-2	00	
PARAMETER	#	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	UNIT
Inputs							
t io	20	Input Buffer Delay	-	0.5	-	0.5	ns
t din	21	Dedicated Input Delay	-	0.7	-	1.1	ns
GRP			·			2	
t grp	22	GRP Delay	-	0.2	-	0.6	ns
GLB						9	
t 4ptbpc	23	4 Product Term Bypass Path Delay (Combinatorial)	-	1.5	_	1.4	ns
t 4ptbpr	24	4 Product Term Bypass Path Delay (Registered)	-	2.0	-	1.9	ns
t 1ptxor	25	1 Product Term/XOR Path Delay	_	2.8	_	2.9	ns
t20ptxor	26	20 Product Term/XOR Path Delay	-	2.8	_	2.9	ns
t xoradj	27	XOR Adjacent Path Delay ³	_	2.8	_	2.9	ns
t gbp	28	GLB Register Bypass Delay	-	0.0	_	0.0	ns
t gsu	29	GLB Register Setup Time before Clock	0.8	_	1.2	1	ns
t gh	30	GLB Register Hold Time after Clock	1.7	_	1.8	P -	ns
tgco	31	GLB Register Clock to Output Delay	_	0.2	- 1	0.3	ns
t gro	32	GLB Register Reset to Output Delay	_	0.3		0.4	ns
t ptre	33	GLB Product Term Reset to Register Delay	-	3.7	- 6	4.3	ns
t ptoe	34	GLB Product Term Output Enable to I/O Cell Delay	-	2.9		3.9	ns
t ptck	35	GLB Product Term Clock Delay	0.8	3.6	1.0	4.0	ns
ORP					6)	
torp	36	ORP Delay	-	1.1	_0	1.5	ns
torpbp	37	ORP Bypass Delay	-	0.4	2	0.5	ns
Outputs						1	
tob	38	Output Buffer Delay	-	1.4	S	1.5	ns
tsl	39	Output Slew Limited Delay Adder	-	2.0	10	2.0	ns
toen	40	I/O Cell OE to Output Enabled	-	2.4	5	3.0	ns
todis	41	I/O Cell OE to Output Disabled	-	2.4	ū	3.0	ns
tgoe	42	Global Output Enable	-	1.6	5	2.0	ns
Clocks		•			Š		
t gy0	43	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	1.0	1.0	1.2	1.2	ns
t gy1/2	44	Clock Delay, Y1 or Y2 to Global GLB Clock Line	1.2	1.2	1.4	1.4	ns
Global Reset		•					
tgr	45	Global Reset to GLB	-	3.9	-	3.6	ns
Internal Timin		rameters are not tested and are for reference only		•	•	Table 2-00	1364/200

1. Internal Timing Parameters are not tested and are for reference only.

Table 2-0036A/2096VE v.1.0

Refer to Timing Model in this data sheet for further details.
The XOR adjacent path can only be used by hard macros.



v.1.0

Internal Timing Parameters¹

Over Recommended Operating Conditions

PARAMETER	# ²	DECODURTION	-1	35	-1	00	
PARAMETER	#-	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	UNITS
Inputs							
tio	20	Input Buffer Delay	_	0.5	-	0.7	ns
t din	21	Dedicated Input Delay	-	1.7	-	2.5	ns
GRP							
t grp	22	GRP Delay	-	1.2	-	1.8	ns
GLB							
t 4ptbpc	23	4 Product Term Bypass Path Delay (Combinatorial)	-	3.7	-	5.2	ns
t 4ptbpr	24	4 Product Term Bypass Path Delay (Registered)	_	3.7	-	4.7	ns
t 1ptxor	25	1 Product Term/XOR Path Delay	_	4.7	-	6.2	ns
t20ptxor	26	20 Product Term/XOR Path Delay	_	4.7	-	6.2	ns
t xoradj	27	XOR Adjacent Path Delay ³	_	4.7	-	6.2	ns
t gbp	28	GLB Register Bypass Delay	_	0.5	-	1.0	ns
t gsu	29	GLB Register Setup Time before Clock	1.2	_	1.7	_	ns
t gh	30	GLB Register Hold Time after Clock	3.8	_	4.8	_	ns
t gco	31	GLB Register Clock to Output Delay	_	0.3	_	0.3	ns
t gro	32	GLB Register Reset to Output Delay	_	1.1	_	3.1	ns
t ptre	33	GLB Product Term Reset to Register Delay	_	6.1	-	7.1	ns
t ptoe	34	GLB Product Term Output Enable to I/O Cell Delay	_	6.9	-	9.1	ns
t ptck	35	GLB Product Term Clock Delay	1.6	5.0	2.6	5.6	ns
ORP						•	
torp	36	ORP Delay	_	1.5	-	1.7	ns
torpbp	37	ORP Bypass Delay	_	0.5	-	0.7	ns
Outputs							
t ob	38	Output Buffer Delay	-	1.6	-	1.6	ns
tsl	39	Output Slew Limited Delay Adder	_	2.0	-	2.0	ns
t oen	40	I/O Cell OE to Output Enabled	_	3.4	-	3.4	ns
t odis	41	I/O Cell OE to Output Disabled	_	3.4	-	3.4	ns
t goe	42	Global Output Enable	-	3.6	-	5.6	ns
Clocks							
t gy0	43	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	1.6	1.6	2.4	2.4	ns
t gy1/2	44	Clock Delay, Y1 or Y2 to Global GLB Clock Line	1.8	1.8	2.6	2.6	ns
Global Reset							
t gr	45	Global Reset to GLB	-	5.8	_	7.1	ns

2. Refer to Timing Model in this data sheet for further details.

3. The XOR adjacent path can only be used by hard macros.



ispLSI 2096VE Timing Model



Derivations of tsu, th and tco from the Product Term Clock

 $\begin{aligned} tsu &= Logic + Reg su - Clock (min) \\ &= (tio + tgrp + t20ptxor) + (tgsu) - (tio + tgrp + tptck(min)) \\ &= (\#20 + \#22 + \#26) + (\#29) - (\#20 + \#22 + \#35) \\ 2.8ns &= (0.5 + 0.2 + 2.8) + (0.8) - (0.5 + 0.2 + 0.8) \\ th &= Clock (max) + Reg h - Logic \\ &= (tio + tgrp + tptck(max)) + (tgh) - (tio + tgrp + t20ptxor) \\ &= (\#20 + \#22 + \#35) + (\#30) - (\#20 + \#22 + \#26) \\ 2.5ns &= (0.5 + 0.2 + 3.6) + (1.7) - (0.5 + 0.2 + 2.8) \\ tco &= Clock (max) + Reg co + Output \\ &= (tio + tgrp + tptck(max)) + (tgco) + (torp + tob) \\ &= (\#20 + \#22 + \#35) + (\#31) + (\#36 + \#38) \\ 7.0ns &= (0.5 + 0.2 + 3.6) + (0.2) + (1.1 + 1.4) \end{aligned}$

Note: Calculations are based upon timing specifications for the ispLSI 2096VE-250L.

Table 2-0042/2096VE



Power Consumption

Power consumption in the ispLSI 2096VE device depends on two primary factors: the speed at which the device is operating and the number of Product Terms

used. Figure 3 shows the relationship between power and operating speed.

Figure 3. Typical Device Power Consumption vs fmax



I_{CC} can be estimated for the ispLSI 2096VE using the following equation:

I_{CC} (mA) = 8.0 + (# of PTs * 0.63) + (# of Nets * Fmax * 0.005)

Where:

of PTs = Number of Product Terms used in design # of nets = Number of Signals used in device Max freq = Highest Clock Frequency to the device (in MHz)

The ICC estimate is based on typical conditions ($V_{CC} = 3.3V$, room temperature) and an assumption of two GLB loads on average exists. These values are for estimates only. Since the value of I_{CC} is sensitive to operating conditions and the program in the device, the actual I_{CC} should be verified.

0127/2006\/F



Pin Description

NAME		TQ	FP PIN	NUMB	ERS		DESCRIPTION
$\begin{array}{c} I/O \ 0 - I/O \ 5 \\ I/O \ 6 - I/O \ 11 \\ I/O \ 12 - I/O \ 17 \\ I/O \ 18 - I/O \ 23 \\ I/O \ 24 - I/O \ 29 \\ I/O \ 30 - I/O \ 35 \\ I/O \ 36 - I/O \ 41 \\ I/O \ 42 - I/O \ 47 \\ I/O \ 48 - I/O \ 53 \\ I/O \ 54 - I/O \ 59 \\ I/O \ 66 - I/O \ 71 \\ I/O \ 72 - I/O \ 77 \\ I/O \ 78 - I/O \ 83 \\ I/O \ 84 - I/O \ 89 \\ I/O \ 90 - I/O \ 95 \end{array}$	21, 27, 35, 41, 51, 57, 64, 71, 85, 91, 105, 115, 121, 128, 7,	22, 28, 36, 42, 52, 58, 65, 72, 92, 100, 106, 116, 122, 1, 8,	23, 29, 37, 43, 53, 53, 67, 73, 87, 93, 101, 117, 123, 3, 9,	24, 30, 38, 44, 54, 68, 74, 88, 94, 108, 118, 124, 4, 10,	25, 32, 39, 45, 55, 61, 75, 89, 96, 109, 119, 125, 5, 11,	26 33 40 46 56 62 70 76 90 97 104 110 120 126 6 12	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
GOE 0, GOE 1	80,	17					Global Output Enables input pins.
IN 4, IN 5	84,	113					Dedicated input pins to the device.
BSCAN	19						Input — Dedicated in-system programming Boundary Scan enable input pin. This pin is brought low to enable the programming mode. The TMS, TDI, TDO and TCK controls become active.
TDI/IN 0	20						Input — This pin performs two functions. When BSCAN is logic low, it functions as a serial data input pin to load programming data into the device. When BSCAN is high, it functions as a dedicated input pin.
TMS/IN 1	48						Input — This pin performs two functions. When BSCAN is logic low, it functions as a mode control pin for the Boundary Scan state machine. When BSCAN is high, it functions as a dedicated input pin.
TDO/IN 2	112						Output/Input — This pin performs two functions. When BSCAN is logic low, it functions as an output pin to read serial shift register data. When BSCAN is high, it functions as a dedicated input pin.
TCK/IN 3	77						Input — This pin performs two functions. When $\overline{\text{BSCAN}}$ is logic low, it functions as a clock pin for the Boundary Scan state machine. When $\overline{\text{BSCAN}}$ is high, it functions as a dedicated input pin.
RESET	15						Active Low (0) Reset pin which resets all of the registers in the device.
Y0, Y1, Y2	14	83,	78				Dedicated Clock input. This clock input is connected to one of the clock inputs of all the GLBs on the device.
GND	18, 111,	34, 127	50,	63,	79,	98,	Ground (GND)
VCC	2, 95,	16, 114	31,	47,	66,	81,	V _{CC}
NC ¹	13,	49,	82				No Connect.

1. NC pins are not to be connected to any active signal, VCC or GND.

Table 2-0002-2096VE



Pin Configuration

ispLSI 2096VE 128-Pin TQFP Pinout Diagram (0.4mm Lead Pitch/14.0 x 14.0mm Body Size)



1. NC pins are not to be connected to any active signals, VCC or GND.

0124-2096VE



Part Number Description



*Use ispLSI 2096VE-250 for new designs

ispLSI 2096VE Ordering Information

Conventional Packaging

COMMERCIAL				
FAMILY	fmax (MHz)	t pd (ns)	ORDERING NUMBER	PACKAGE
	250	4.0	ispLSI 2096VE-250LT128	128-Pin TQFP
ion Cl	200	4.5	ispLSI 2096VE-200LT128*	128-Pin TQFP
ispLSI	135	7.5	ispLSI 2096VE-135LT128	128-Pin TQFP
	100	10	ispLSI 2096VE-100LT128	128-Pin TQFP
Use isol SI 2096VF-250 for new designs Table 2-0041A/209				

*Use ispLSI 2096VE-250 for new designs

INDUSTRIAL

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
ispLSI	135	7.5	ispLSI 2096VE-135LT128I	128-Pin TQFP

Table 2-0041B/2096VE

Lead-Free Packaging

COMMERCIAL

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
	250	4.0	ispLSI 2096VE-250LTN128	Lead-Free 128-Pin TQFP
ispLSI	135	7.5	ispLSI 2096VE-135LTN128	Lead-Free 128-Pin TQFP
	100	10	ispLSI 2096VE-100LTN128	Lead-Free 128-Pin TQFP

INDUSTRIAL

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
ispLSI	135	7.5	ispLSI 2096VE-135LTN128I	Lead-Free 128-Pin TQFP