

Ultra-Small, Ultra-Low Power MEMS Oscillator

Features

- · Wide Frequency Range: 2 kHz to 80 MHz
- Ultra-Low Power Consumption: 1.3 mA/1 μA (Active/Standby)
- Ultra-Small Footprints
 - 1.6 mm x 1.2 mm
 - 2.0 mm x 1.6 mm
 - 2.5 mm x 2.0 mm
- Frequency Select Input Supports Two Pre-Defined Frequencies
- High Stability: ±20 ppm, ±25 ppm, ±50 ppm
- Wide Temperature Range
 - Automotive: -40°C to +125°C
 - Ext. Industrial: -40°C to +105°C
 - Industrial: -40°C to +85°C
 - Ext. Commercial: -20° to +70°C
- Excellent Shock and Vibration Immunity
 - Qualified to MIL-STD-883
- · High Reliability
 - 20x Better MTF Than Quartz Oscillators
- Supply Range of 1.71V to 3.63V
- Short Sample Lead Time: <2 weeks
- · Lead Free & RoHS Compliant

Applications


- Low Power/Portable Applications: IoT, Embedded/Smart Devices
- Consumer: Home Healthcare, Fitness Devices, Home Automation
- Automotive: Rear View/Surround View Cameras, Infotainment System (Please refer to DSA60xx Family)
- Industrial: Building/Factory Automation, Surveillance Camera

General Description


The DSC60xxB family of MEMS oscillators combines industry-leading low-power consumption, ultra-small packages with exceptional frequency stability, and jitter performance over temperature. The single-output DSC60xxB MEMS oscillators are excellent choices for use as clock references in small, battery-powered devices such as wearable and Internet of Things (IoT) devices in which small size, low power consumption, and long-term reliability are paramount. The Automotive Grade AEC-Q100 qualified option is available for this device.

The DSC60xxB family is available in ultra-small 1.6 mm x 1.2 mm, 2.0 mm x 1.6 mm and 2.5 mm x 2.0 mm packages. These packages are "drop-in" replacements for standard 4-pin CMOS quartz crystal oscillators.

Package Types



Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Supply Voltage	
nput Voltage (V _{IN})	–0.3V to V _{DD} +0.3V
ESD Protection	

ELECTRICAL CHARACTERISTICS

Electrical Characteristics: Unless otherwise indicated, V _{DD} = 1.8V –5% to 3.3V +10%, T _A = –40°C to +125°C.								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Supply Voltage Note 1	V_{DD}	1.71	-	3.63	V	_		
Active Supply Current	I _{DD}		1.3	_	mA	F_{OUT} = 24 MHz, V_{DD} = 1.8V, No Load		
Power Supply Ramp	t _{PU}	0.1	1	100	ms	Note 9		
Standby Supply Current	I _{STBY}	_	1.0	_		V _{DD} = 1.8/2.5V		
Note 2	SIBY	_	1.5	_	μA	V _{DD} = 3.3V		
Frequency	f_0	0.002	1	80	MHz	_		
Frequency Stability Note 3	Δf	_		±20 ±25 ±50	ppm	All temp ranges		
Aging	۸f	_	1	±5	nnm	1st year @25°C		
Aging	Δf	_	1	±1	ppm	Per year after first year		
Startup Time	t _{SU}	_	l	1.5	ms	From 90% V _{DD} to valid clock output, T = 25°C		
Input Logic Levels	V_{IH}	0.7 x V _{DD}	1	_	V	Input Logic High		
Note 4	V_{IL}	_	1	0.3 x V _{DD}	V	Input Logic Low		
Output Disable Time Note 5	t _{DA}	_	ı	200 + 2 Periods	ns	_		
Output Enable Time Note 6	$t_{\sf EN}$			1	μs	_		
Enable Pull-Up Resistor Note 7	_	_	300	_	kΩ	If configured		
Output Logic Levels,	V _{OH}	0.8 x V _{DD}		_	V	Output Logic High, I = 1 mA		
Low Drive	V_{OL}	_	_	0.2 x V _{DD}	V	Output Logic Low, I = -1 mA		

- **Note 1:** Pin 4 V_{DD} should be filtered with 0.1 μF capacitor.
 - 2: Not including current through pull-up resistor on EN pin (if configured).
 - 3: Includes frequency variations due to initial tolerance, temp. and power supply voltage.
 - 4: Input waveform must be monotonic with rise/fall time < 10 ms
 - 5: Output Disable time takes up to two periods of the output waveform + 200 ns.
 - 6: For parts configured with OE, not Standby.
 - **7:** Output is enabled if pad is floated or not connected.
 - 8: Output Duty Cycle will be 40% to 60% when output frequency is between 40 MHz to 60 MHz.
 - **9:** Time to reach 90% of target V_{DD}. Power ramp rise must be monotonic.
 - 10: Peak-to-peak period jitter is measured over 10,000 cycles.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, $V_{DD} = 1.8V - 5\%$ to $3.3V + 10\%$, $T_A = -40^{\circ}$ C to $+125^{\circ}$ C.							
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
		_	2.5	3.5		DSC60x3B Low Drive,	V _{DD} = 1.8V
Output Transition Time	t _{RX} /t _{FX}	_	1.5	2.2	ns	20% to 80% C _L = 5 pF	V _{DD} = 2.5V/3.3V
Rise Time/Fall Time	+ /+	_	1.2	2.0		DSC60x1B Std. Drive,	V _{DD} = 1.8V
	t _{RY} /t _{FY}	_	0.6	1.2	ns	20% to 80% C _L = 10 pF	V _{DD} = 2.5V/3.3V
Output Duty Cycle Note 8	SYM	45	_	55	%		_
	J _{PER}	_	28	_		DSC60x3B Low Drive, $F_{OUT} =$ 27 MHz $C_L = 5 \text{ pF}$ DSC60x1B Std. Drive, $F_{OUT} =$ 27 MHz $C_L = 10 \text{ pF}$	V _{DD} = 1.8V
Davied litter DMC		_	23	l	ps		V _{DD} = 2.5V/3.3V
Period Jitter, RMS		_	20				V _{DD} = 1.8V
		_	18	ı			V _{DD} = 2.5V/3.3V
	J _{Cy-Cy} -	_	120	ı		DSC60x3B Low Drive,	V _{DD} = 1.8V
Cycle-to-Cycle Jitter, Peak		_	90	l		F _{OUT} = 27 MHz C _L = 5 pF	V _{DD} = 2.5V/3.3V
		_	115	_	ps	DSC60x1B Std. Drive, F _{OUT} = 27 MHz C _L = 10 pF	V _{DD} = 1.8V
		_	90				V _{DD} = 2.5V/3.3V

- Note 1: Pin 4 V_{DD} should be filtered with 0.1 μF capacitor.
 - 2: Not including current through pull-up resistor on EN pin (if configured).
 - 3: Includes frequency variations due to initial tolerance, temp. and power supply voltage.
 - 4: Input waveform must be monotonic with rise/fall time < 10 ms
 - **5:** Output Disable time takes up to two periods of the output waveform + 200 ns.
 - **6:** For parts configured with OE, not Standby.
 - **7:** Output is enabled if pad is floated or not connected.
 - 8: Output Duty Cycle will be 40% to 60% when output frequency is between 40 MHz to 60 MHz.
 - **9:** Time to reach 90% of target V_{DD} . Power ramp rise must be monotonic.
 - 10: Peak-to-peak period jitter is measured over 10,000 cycles.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, $V_{DD} = 1.8V - 5\%$ to 3.3V +10%, $T_A = -40$ °C to +125°C.								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Period Jitter, Peak-to-Peak, Note 10		_	210	_	ps		DSC60x3B Low Drive,	V _{DD} = 1.8V
		_	190	_		$F_{OUT} = 27 \text{ MHz}$ $C_L = 5 \text{ pF}$	V _{DD} = 2.5V/3.3V	
	JPERPK-PK	_	160	_		DSC60x1B Std. Drive,	V _{DD} = 1.8V	
		_	144	_		$F_{OUT} =$ 27 MHz $C_L = 10 pF$	V _{DD} = 2.5V/3.3V	

- Note 1: Pin 4 V_{DD} should be filtered with 0.1 μF capacitor.
 - 2: Not including current through pull-up resistor on EN pin (if configured).
 - 3: Includes frequency variations due to initial tolerance, temp. and power supply voltage.
 - 4: Input waveform must be monotonic with rise/fall time < 10 ms
 - **5:** Output Disable time takes up to two periods of the output waveform + 200 ns.
 - **6:** For parts configured with OE, not Standby.
 - **7:** Output is enabled if pad is floated or not connected.
 - 8: Output Duty Cycle will be 40% to 60% when output frequency is between 40 MHz to 60 MHz.
 - 9: Time to reach 90% of target V_{DD} . Power ramp rise must be monotonic.
 - **10:** Peak-to-peak period jitter is measured over 10,000 cycles.

TEMPERATURE SPECIFICATIONS (Note 1)

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Temperature Ranges						
Maximum Junction Temperature	T_J	_	_	+150	°C	_
Storage Ambient Temperature Range	T _S	-55	_	+150	°C	_
Soldering Temperature	_	_	+260	_	°C	40 sec. max.

Note 1: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., T_A, T_J, θ_{JA}). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above +150°C can impact the device reliability.

2.0 PIN DESCRIPTIONS

The DSC60xxB is a highly configurable device and can be factory programmed in many different ways to meet the customer's needs. Microchip's ClockWorks[®] Configurator http://clockworks.microchip.com/Timing/ must be used to choose the necessary options, create the final part number, data sheet, and order samples. The descriptions of the pins are listed in Table 2-1.

TABLE 2-1: DSC60XXB PIN FUNCTION TABLE

Pin Number	Pin Name	Description
	OE	Output Enable: H = Active, L = Disabled (High Impedance).
1	STDBY	Standby: H = Device is active, L = Device is in standby (Low Power Mode).
	FS	Frequency Select: H = Output Frequency 1, L = Output Frequency 2.
2	GND	Ground.
3	OUTPUT	Oscillator clock output
4	VDD	Power Supply: 1.71V to 3.63V.

An explanation of the different options listed in Table 2-1 follows.

2.1 Pin 1

This is a control pin and may be configured to fulfill one of six different functions. If not actively driven, a 10 k Ω pull-up resistor is recommended.

2.1.1 OUTPUT ENABLE (OE)

Pin 1 may be configured as OE. Oscillator output may be turned on and off according to the state of this pin.

2.1.2 STDBY

Pin 1 may be configured as Standby. When the pin is low, both output buffer and PLL will be off and the device will enter a low power mode.

2.1.3 FREQUENCY SELECT (FS)

Pin 1 may be configured as FS. The output may be set to one of two pre-programmed frequencies. The output clock frequencies can only be set to either kHz or MHz. A combination of kHz and MHz cannot be set.

2.2 Pins 2 through 4

Pins 2 and 4 are the supply terminals, GND and VDD respectively. Pin 3 is the clock output, programmable to Standard and Low Drive strength settings. Visit ClockWorks[®] Configurator to customize your device.

3.0 DIAGRAMS




FIGURE 3-1: Output Waveform.




FIGURE 3-2: Test Circuit.




FIGURE 3-3: Recommended Board Layout.

4.0 SOLDER REFLOW PROFILE





FIGURE 4-1: Solder Reflow Profile.

MSL 1 @ 260°C refer to JSTD-020C					
Ramp-Up Rate (200°C to Peak Temp)	3°C/sec. max.				
Preheat Time 150°C to 200°C	60 to 180 sec.				
Time maintained above 217°C	60 to 150 sec.				
Peak Temperature	255°C to 260°C				
Time within 5°C of actual Peak	20 to 40 sec.				
Ramp-Down Rate	6°C/sec. max.				
Time 25°C to Peak Temperature	8 minutes max.				

5.0 PACKAGING INFORMATION

5.1 Package Marking Information



Legend: XX...X Product code or customer-specific information Υ Year code (last digit of calendar year) YY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01') SSS Alphanumeric traceability code Pb-free JEDEC® designator for Matte Tin (Sn) (e3) This package is Pb-free. The Pb-free JEDEC designator (@3) can be found on the outer packaging for this package. •, ▲, ▼ Pin one index is identified by a dot, delta up, or delta down (triangle mark).


Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.


Underbar (_) and/or Overbar (¯) symbol may not be to scale.


4-Lead VFLGA 1.6 mm x 1.2 mm Package Outline

4-Lead Very Thin Fine Pitch Land Grid Array (ARA) - 1.6x1.2 mm Body [VFLGA]

te: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-1199A Sheet 1 of 2

4-Lead VFLGA 1.6 mm x 1.2 mm Package Outline

4-Lead Very Thin Fine Pitch Land Grid Array (ARA) - 1.6x1.2 mm Body [VFLGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX
Number of Terminals	Ζ		4	
Terminal Pitch	е		1.20 BSC	
Terminal Pitch	e1	0.75 BSC		
Overall Height	Α	0.79 0.84 0.89		
Standoff	A1	0.00	0.02	0.05
Substrate Thickness (with Terminals)	A3		0.20 REF	
Overall Length	D		1.60 BSC	
Overall Width	Е		1.20 BSC	
Terminal Width	b1	0.25	0.30	0.35
Terminal Width	b2	0.325	0.375	0.425
Terminal Length	L	0.30	0.35	0.40
Terminal 1 Index Chamfer	CH	-	0.125	-

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M $\,$

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


 $\label{eq:REF:Reference Dimension, usually without tolerance, for information purposes only. \\$

Microchip Technology Drawing C04-1199A Sheet 2 of 2

4-Lead VFLGA 1.6 mm x 1.2 mm Recommended Land Pattern

4-Lead Very Thin Fine Pitch Land Grid Array (ARA) - 1.6x1.2 mm Body [VFLGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	E1		1.20 BSC		
Contact Pitch	E2	1.16 BSC			
Contact Spacing	С		0.75		
Contact Width (X3)	X1			0.35	
Contact Width	X2			0.43	
Contact Pad Length (X6)	Υ			0.50	
Space Between Contacts (X4)	G1	0.85			
Space Between Contacts (X3)	G2	0.25			
Contact 1 Index Chamfer	CH	0.13 X 45° REF			

Notes:


Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-3199A


4-Lead VFLGA 2.0 mm x 1.6 mm Package Outline

4-Lead Very Thin Fine Pitch Land Grid Array (ASA) - 2.0x1.6 mm Body [VFLGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-1200A Sheet 1 of 2

4-Lead VFLGA 2.0 mm x 1.6 mm Package Outline (Continued)

4-Lead Very Thin Fine Pitch Land Grid Array (ASA) - 2.0x1.6 mm Body [VFLGA]

te: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension	MIN	NOM	MAX		
Number of Terminals	N		6		
Terminal Pitch	е		1.55 BSC		
Terminal Pitch	e1	0.95 BSC			
Overall Height	Α	0.79	0.84	0.89	
Standoff	A1	0.00	0.02	0.05	
Substrate Thickness (with Terminals)	A3		0.20 REF		
Overall Length	D		2.00 BSC		
Overall Width	E		1.60 BSC		
Terminal Width	b1	0.30	0.35	0.40	
Terminal Width	b2	0.40	0.45	0.50	
Terminal Length	L	0.50	0.55	0.60	
Terminal 1 Index Chamfer	CH	-	0.15	-	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


 $\label{lem:REF:Reference Dimension, usually without tolerance, for information purposes only. \\$

Microchip Technology Drawing C04-1200A Sheet 2 of 2

4-Lead VFLGA 2.0 mm x 1.6 mm Package Outline

4-Lead Very Thin Fine Pitch Land Grid Array (ASA) - 2.0x1.6 mm Body [VFLGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	Е	1.55 BSC		
Contact Spacing	С		0.95	
Contact Width (X4)	X1			0.50
Contact Width (X2)	X2			0.40
Contact Pad Length (X6)	Υ			0.70
Space Between Contacts (X4)	G1	1.05		
Space Between Contacts (X3)	G2	0.25		
Contact 1 Index Chamfer	CH	0.13 X 45° REF		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-3200A


4-Lead VLGA 2.5 mm x 2.0 mm Package Outline

4-Lead Very Thin Land Grid Array (AUA) - 2.5x2.0 mm Body [VLGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-1202A Sheet 1 of 2

4-Lead VLGA 2.5 mm x 2.0 mm Package Outline (Continued)

4-Lead Very Thin Land Grid Array (AUA) - 2.5x2.0 mm Body [VLGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Number of Terminals	N		4	
Terminal Pitch	е		1.65 BSC	
Terminal Pitch	e1	1.25 BSC		
Overall Height	Α	0.79 0.84 0.89		
Standoff	A1	0.00	0.02	0.05
Substrate Thickness (with Terminals)	A3		0.20 REF	
Overall Length	D		2.50 BSC	
Overall Width	Е	2.00 BSC		
Terminal Width	b1	0.60	0.65	0.70
Terminal Length	L	0.60	0.65	0.70
Terminal 1 Index Chamfer	CH	-	0.225	-

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1202A Sheet 2 of 2

4-Lead VLGA 2.5 mm x 2.0 mm Recommended Land Pattern

4-Lead Very Thin Land Grid Array (AUA) - 2.5x2.0 mm Body [VLGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	1.65 BSC		
Contact Spacing	С		1.25	
Contact Width (X4)	Х			0.70
Contact Pad Length (X6)	Υ			0.80
Space Between Contacts (X4)	G1	0.95		
Space Between Contacts (X3)	G2	0.45		
Contact 1 Index Chamfer	CH	0.13 X 45° REF		

Notes:

Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-3202A

NOTES:

APPENDIX A: REVISION HISTORY


Revision A (January 2019)

• Initial creation of DSC60xxB Microchip data sheet DS20006133A.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.



Note 1: Please visit Microchip ClockWorks[®] Configurator Website to configure the part number for customized frequency. http://clockworks.microchip.com/timing/.

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A. Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM, net. PICkit, PICtail, PowerSmart, PureSilicon. QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-4072-7



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support: http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423

Fax: 972-818-2924 **Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen

Tel: 86-755-8864-2200 China - Suzhou

Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820