







Texas INSTRUMENTS

TAS5431-Q1 8-W Mono Automotive Digital-audio Amplifier with Load Dump and I²C **Diagnostics**

1 Features

- AEC-Q100 Qualified for automotive applications Temperature grade 1: –40°C to 125°C, T_A
- Mono BTL Digital power amplifier
- 8-W Output power at 10% THD+N into 4 Ω
- 4.5-V to 18-V Operating range ٠
- 83% Efficiency into 4 Ω •
- Differential analog input •
- Speaker Guard[™] speaker protection with adjustable power limiter
- 75-dB Power-supply rejection ratio (PSRR)
- Load diagnostic functions:
 - Open and shorted output load
 - Output-to-power and output-to-ground shorts
 - Protection and monitoring functions:
 - Short-circuit protection
 - 40-V Load dump protection per ISO-7637-2
 - Output DC Level detection while music is playing
 - Overtemperature protection
 - Overvoltage and Undervoltage protection
- Thermally enhanced 16-Pin HTSSOP (PWP) • package with PowerPAD[™] package (pad down)

Simplified Block Diagram

OUTP

OUTN

I C

- Designed for automotive EMC requirements ٠
- ٠ ISO9000: 2002 TS16949 certified
- 40-V Load dump protection in standby
- Non-blocking I²C in standby

I²C

System

μP

IN P

IN N

2 Applications

- Automotive Emergency Call (eCall) Amplifier
- **Telematics Systems**
- Instrument Cluster Systems
- Infotainment Audio

3 Description

The TAS5431-Q1 is a mono class-D audio amplifier, ideal for use in automotive emergency call (eCall), telematics, instrument cluster, and infotainment applications. The device provides up to 8-W into 4 Ω at less than 10% THD+N from a 14.4-Vdc automotive battery. The wide operating voltage range and excellent efficiency make the device ideal for start-stop support or running from a backup battery when required. The integrated load-dump protection reduces external voltage clamp cost and size, and the onboard load diagnostics report the status of the speaker through I²C.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TAS5431-Q1	HTSSOP (16)	5.00 mm × 4.40 mm

(1)For all available packages, see the orderable addendum at the end of the datasheet.



Output Power Efficiency





Table of Contents

1 Features	
2 Applications	
3 Description	
4 Revision History	
5 Pin Configuration and Functions	3
Pin Functions	3
6 Specifications	4
6.1 Absolute Maximum Ratings	4
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	
6.4 Thermal Information	5
6.5 Electrical Characteristics	5
6.6 Timing Requirements for I2C Interface Signals	
6.7 Typical Characteristics	8
7 Detailed Description	10
7.1 Overview	10
7.2 Functional Block Diagram	10
7.3 Feature Description	
7.4 Device Functional Modes	

7.5 Register Maps	.18
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Application	
9 Power Supply Recommendations	
10 Layout	
10.1 Layout Guidelines	
10.2 Layout Examples	
11 Device and Documentation Support	
11.1 Device Support	.29
11.2 Documentation Support	
11.3 Receiving Notification of Documentation Updates.	
11.4 Support Resources	29
11.5 Trademarks	
11.6 Electrostatic Discharge Caution	.29
11.7 Glossary	.29
12 Mechanical, Packaging, and Orderable	
Information	29

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision * (March 2019) to Revision A (July 2020)	Page
•	Changed data-sheet status from Advanced Information to Production Data	1



5 Pin Configuration and Functions





Pin Functions

PI	IN	TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		DESCRIPTION
BSTN	10	AI	Bootstrap for negative-output high-side FET
BSTP	13	AI	Bootstrap for positive-output high-side FET
BYP	3	PBY	Voltage-regulator bypass-capacitor pin
FAULT	14	DO	Active-low open-drain output used to report faults
GND	1, 9, 16	GND	Ground
IN_N	7	AI	Inverting analog input
IN_P	6	AI	Non-inverting analog input
MUTE	8	DI	Mute input, active-high (no internal pullup or pulldown)
OUTN	11	PO	Output (–)
OUTP	12	PO	Output (+)
PVDD	15	PWR	Power supply
SCL	5	DI	I ² C clock
SDA	4	DI/DO	I ² C data
STANDBY	2	DI	Active-low STANDBY pin (no internal pullup or pulldown)
Thermal pad	_	—	Must be soldered to ground

(1) DI = digital input, DO = digital output, AI = analog input, PWR = power supply, PBY = power bypass, PO = power output, GND = ground



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
	DC supply voltage range, V _(PVDD)	Relative to GND	-0.3	30	V
	Pulsed supply voltage range, V _(PVDD_MAX)	t ≤ 400 ms exposure	-1	40	v
	Supply voltage ramp rate, $\Delta V_{(PVDD_RAMP)}$			15	V/ms
	For SCL, SDA, and STANDBY, FAULT pins	Relative to GND	-0.3	5	
Input voltage	For IN_N, IN_P, , and MUTE pins	Relative to GND	-0.3	6.5	
	BYP	Relative to GND	-0.3	7	V
	BSTN, BSTP	Relative to BYP	-0.3	30	v
	BSTN, BSTP	Relative to GND	-0.3	36.3	
	OUTN, OUTP	Relative to GND	-0.3	30	
	DC current on PVDD, GND and OUTx pins, I(PVD	_{D)} , I _O		±4	А
Current	Maximum current, on all input pins, I _(IN_MAX) ⁽²⁾			±1	
	Maximum sink current for open-drain pin, I _(IN_ODMAX)			7	mA
Storage tempera	ture, T _{stg}		-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) See the section for information on analog input voltage and ac coupling.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD Classification Level H2	±3500	V
V _(ESD)	U U	Charged-device model (CDM), per AEC Q100-011 CDM ESD Classification Level C5	±1000	v

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
	Supply voltage range relative to GND.	4-Ω ±20% load (or higher)	4.5	14.4	18	
V _(PVDD_OP)	Includes ac transients, requires proper decoupling. ⁽³⁾	2-Ω ±20% load	5	14.4	18	V
V _(PVDD_RIPPLE)	Maximum ripple on PVDD	V _(PVDD) < 8 V			1	V _{pp}
V _(MUTE)	MUTE pin voltage range relative to GND		-0.3	3.3	5.5	V
V _(AIN) ⁽¹⁾	Analog audio input-signal level	AC-coupled input voltage	0		0.25–1 ⁽²⁾	Vrms
V _(IH_STANDBY)	MUTE and STANDBY pins input voltage for logic-level high		2			V
V _(IL_STANDBY)	MUTE and STANDBY pins input voltage for logic-level low				0.7	V
V _(IH_SCL)	SCL pin input voltage for logic-level high	$R_{(PU_{-}I2C)} = 4.7 \text{-} k\Omega$ pullup, supply voltage = 3.3 V or 5 V	2.1			V
V _(IH_SDA)	SDA pin input voltage for logic-level high	$R_{(PU_12C)} = 4.7 \text{-k}\Omega$ pullup, supply voltage = 3.3 V or 5 V	2.1			V
V _(IL_SCL)	SCL pin input voltage for logic-level low	$R_{(PU_{12C})} = 4.7 \text{-} k\Omega$ pullup, supply voltage = 3.3 V or 5 V			1.1	V
V _(IL_SDA)	SDA pin input voltage for logic-level low	$R_{(PU_12C)} = 4.7 \text{-k}\Omega$ pullup, supply voltage = 3.3 V or 5 V			1.1	V
T _A	Ambient temperature		-40		125	°C



			MIN	NOM	MAX	UNIT
R _(L)	Nominal speaker load impedance	When using low-impedance loads, do not exceed overcurrent limit.	2	4	16	Ω
V _(PU)	Pullup voltage supply (for open-drain logic outputs)	V _(PU) must be less than (V _(PVDD) - 1V) during normal operation.	3	3.3	5.5	V
R _(PU_EXT)	External pullup resistor on open-drain logic outputs	Resistor connected between open-drain logic output and V _(PU) supply.	10		50	kΩ
R _(PU_I2C)	I ² C pullup resistance on SDA and SCL pins		1	4.7	10	kΩ
C _(PVDD)	External capacitor on the PVDD pin, typical value $\pm 20\%^{(3)}$			10		μF
C _(BYP)	External capacitor on the BYP pin, typical value ± 10%			1		μF
C _(OUT)	External capacitance to GND on OUT_X pins				4	μF
C _(IN)	External capacitance to analog input pin in series with input signal			1		μF
C _(BSTN) , C _(BSTP)	External boostrap capacitor, typical value ± 20%			220		nF

(1) Signal input for full unclipped output with gains of 36 dB, 32 dB, 26 dB, and 20 dB

(2) Maximum recommended input voltage is determined by the gain setting.

(3) See the section.

6.4 Thermal Information

		TAS5431	
	THERMAL METRIC ⁽¹⁾	PWP (HTSSOP)	UNIT
		16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	39.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	24.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	20	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.6	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	19.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	2	°C/W

(1) For more information about traditional and new thermal metrics, see the application report.

6.5 Electrical Characteristics

 $T_{C} = 25^{\circ}C$, PVDD = 14.4 V, $R_{L} = 4 \Omega$, $P_{(O)} = 1$ W/ch, AES17 filter, default I²C settings (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATING CURRENT					
PVDD idle current	In PLAY mode, no audio present		16		mA
PVDD standby current	STANDBY mode, MUTE = 0 V		5	20	μA
OUTPUT POWER	· · · · ·			I	
	4 Ω, THD+N ≤ 1%, 1 kHz, T _C = 75°C		6		W
Output power per channel	4 Ω, THD+N = 10%, 1 kHz, T _C = 75°C		8		
Power efficiency	4 Ω, P _(O) = 8 W (10% THD)		83%		
AUDIO PERFORMANCE					
Noise voltage at output	G = 20 dB, zero input, and A-weighting		65		μV
Common-mode rejection ratio	f = 1 kHz, 100 mVrms referenced to GND, G = 20 dB		63		dB
Power-supply rejection ratio	PVDD = 14.4 Vdc + 1 Vrms, f = 1 kHz		75		
Total harmonic distortion + noise	P _(O) = 1 W, f = 1 kHz		0.05%		

Copyright © 2023 Texas Instruments Incorporated



Switching frequencySwitching frequency selectable for AM interference avoidance400Internal lois appled to IN_N.IN_P pins3Internal lois appled to IN_N.IN_P pins3Source impedance = 0 Ω , register 0x03 bits 7-6 = 10192021Source impedance = 0 Ω , register 0x03 bits 7-6 = 10313233Source impedance = 0 Ω , register 0x03 bits 7-6 = 10353637PWM OUTPUT STAGET_J = 25°C180225FET drain-to-source resistanceT_J = 25°C180225PVDO overvoltage-shutdown set2ero input signal, G = 20 dB225PVDO overvoltage-shutdown hysteresis0.6225PVDO overvoltage-shutdown set0.64PVDD undervoltage-shutdown hysteresis0.25287PVDD undervoltage-shutdown hysteresis0.25287PVDD undervoltage-shutdown hysteresis0.30.25PVDD undervoltage-shutdown hysteresis0.30.25PVDD undervoltage-shutdown hysteresis0.30.25PVD Dudervoltage-shutdown hysteresis0.30.25PVD Dudervoltage-shutdown hysteresis0.30.25PVD Dudervoltage-shutdown hysteresis0.30.25PVD Dudervoltage-shutdown hysteresis0.30.25PVD to cover hysteresis0.30.25PVD to cover hysteresis0.30.25PVD to cover hysteresis0.30.25PVD to cover hysteresis0.30.24DVD tractift PORTECTION155170 <tr< th=""><th>PARAMETER</th><th>TEST CONDITIONS</th><th>MIN</th><th>TYP</th><th>MAX</th><th>UNIT</th></tr<>	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Switching inequency interence avoidance 500 Internal common-mode input bias voltage internal bas applied to IN_N IN_P pins 3 Notage pain (Vo / Vm) Source impedance = 0 Ω, register 0x03 bits 7-6 = 01 19 20 21 Source impedance = 0 Ω, register 0x03 bits 7-6 = 01 25 26 27 Source impedance = 0 Ω, register 0x03 bits 7-6 = 11 33 33 Source impedance = 0 Ω, register 0x03 bits 7-6 = 11 35 36 37 PWM OUTPUT STAGE T_1 = 25°C 180 200 21 PVDO OVERVOLTAGE (OV) PROTECTION Type 25°C 180 22,5 PVDD overvoltage-shutdown set 19,5 21 22,5 PVDD undervoltage-shutdown hysteresis 0,25 27 27 PVD Dudervoltage-shutdown hysteresis 0,25 27 27 PVD Dudervoltage-shutdown hysteresis 0,26 7,4 4,4 PVDD undervoltage-shutdown hysteresis 0,27 7,4 PVD undervoltage-shutdown hysteresis 0,26 7,4 PVD oveevery hysteresis voltage for POR 0,37 4 <td></td> <td>Switching frequency selectable for AM</td> <td></td> <td>400</td> <td></td> <td></td>		Switching frequency selectable for AM		400		
Source impedance = 0 Ω, register 0x03 bits 7–6 = 00 19 20 21 Source impedance = 0 Ω, register 0x03 bits 7–6 = 01 25 26 27 Source impedance = 0 Ω, register 0x03 bits 7–6 = 10 31 32 33 Source impedance = 0 Ω, register 0x03 bits 7–6 = 11 35 36 37 PWM OUTPUT STAGE T ₃ = 25°C 180	tching frequency			500		kHz
OD 1 1 1 2 2 Source impedance = 0 Ω, register 0x03 bits 7-6 = 10 25 26 27 Source impedance = 0 Ω, register 0x03 bits 7-6 = 10 31 32 33 Source impedance = 0 Ω, register 0x03 bits 7-6 = 10 35 36 37 PWM OUTPUT STAGE Impedance = 0 Ω, register 0x03 bits 7-6 = 35 36 37 PVD Oversvoltage shutdown set T_J = 25°C 180 Impedance = 0 Ω, register 0x03 bits 7-6 = 35 36 37 PVDD oversvoltage shutdown set T_J = 25°C 180 Impedance = 0 Ω, register 0x03 bits 7-6 = 35 36 4 44 PVDD oversvoltage shutdown set 19.5 21 22.5 Impedance = 0 Ω, register 0x03 bits 7-6 = 35 36 4 44 PVDD oversvoltage-shutdown set 19.5 21 22.5 Impedance = 0 Ω, register 0x03 bits 7-6 = 35 36 4 44 PVDD oversvoltage-shutdown set 19.5 10 21 22.5 Impedance = 0 Ω, register 0x03 bits 7-6 = 35 10 10 10 10 10 10 10 <	rnal common-mode input bias voltage	Internal bias applied to IN_N, IN_P pins		3		V
Other 2.3 2.0 2.1 Source impedance = 0 Ω, register 0x03 bits 7-6 = 10 31 32 33 Source impedance = 0 Ω, register 0x03 bits 7-6 = 11 35 36 37 PWM OUTPUT STAGE T 180 200 FET drain-to-source resistance T, = 25°C 180 225 PVDO OVERVOLTAGE (OV) PROTECTION 201 22.5 22.5 PVDD overvoltage-shutdown set 9.6 0.6 22.5 PVDD undervoltage-shutdown set 0.6 0.25 20 PVDD undervoltage-shutdown hysteresis 0.25 20 20.5 BYP 0.4 6.4 6.9 7.4 PVDD undervoltage-shutdown hysteresis 0.25 20 20.25 BYP 0.0 0.3 0.25 20 PVD undervoltage-shutdown hysteresis 0.25 20 20 BYP 0.03 0.25 20 20 DVD undervoltage for POR 0.3 0.3 0.3 OVERCEMPERATURE (OT) PROTECTION 155 <td< td=""><td></td><td></td><td>19</td><td>20</td><td>21</td><td></td></td<>			19	20	21	
Source impedance = 0 Ω, register 0x03 bits 7-6 = 10 31 32 33 Source impedance = 0 Ω, register 0x03 bits 7-6 = 11 35 36 37 PVM OUTPUT STAGE Image: 10	2 and $\frac{1}{2}$ $\frac{1}{2}$		25	26	27	dB
11 33 36 37 PWM OUTPUT STAGE T_j = 25°C 180 180 225 Output offset voltage Zero input signal, G = 20 dB 225 225 PVDD OVERVOLTAGE (OV) PROTECTION 9.5 21 22.5 PVDD overvoltage-shutdown set 9.6 0.6 74 PVDD Undervoltage-shutdown set 0.6 0.25 5 BYP State 0.3 0.25 BYP State 0.3 0.25 BYP State 0.3 0.25 BYP State 0.3 0.3 OVERTEMPERATURE (OT) PROTECTION 0.3 0.5 Junction temperature for overtemperature shutdown hysteresis 15	aye yanı (vo / vin)		31	32	33	uВ
FET drain-to-source resistance T _j = 25°C 180 Output offset voltage Zero input signal, G = 20 dB ±225 PVDD OVERVOLTAGE (0V) PROTECTION 19.5 21 22.5 PVDD overvoltage-shutdown set 0.6 0.6 19.5 22.5 PVDD overvoltage-shutdown hysteresis 0.6 0.6 19.5 21 22.5 PVDD undervoltage-shutdown hysteresis 0.6 0.6 19.5 21 22.5 PVDD undervoltage-shutdown hysteresis 0.6 0.6 19.5 21 22.5 PVDD undervoltage-shutdown hysteresis 0.6 0.25 5 5 5 5 7 7 PVD undervoltage shutdown hysteresis 0.6.4 6.9 7.4 7 PVD borolage for POR 0.3 0.3 5 10 10 11 12			35	36	37	
Output offset voltage Zero input signal, G = 20 dB 222 PVDD OVERVOLTAGE (OV) PROTECTION 19.5 21 22.5 PVDD overvoltage-shutdown set 0.6 0.6 PVDD UNDERVOLTAGE (UV) PROTECTION 0.5 0.5 PVDD undervoltage-shutdown hysteresis 0.25 0.25 BYP 0.26 0.4 6.9 7.4 POWER-ON RESET (POR) 0.3 0.3 4.4.4 PVDD undervoltage for POR 0.3 0.3 0.3 OVERTEMPERATURE (OT) PROTECTION 0.3 0.3 0.3 OVERTEMPERATURE (OT) PROTECTION 155 170 15 Junction temperature for overtemperature shutdown hysteresis 155 170 15 OVERCURRENT (OC) SHUTDOWN PROTECTION 155 170 15 OVERCURRENT (OC) SHUTDOWN PROTECTION 2.4 15 10.2 OL Cettect (Dec) SHUTDOWN PROTECTION 2.9 0.0 0.0 10.2 OE CETECT 0.1 0.2 0.0 0.0 10.2 0.0 0.0 10.2 0.0	M OUTPUT STAGE					
PVDD OVERVOLTAGE (0V) PROTECTION PVDD overvoltage-shutdown set 19.5 21 22.5 PVDD undervoltage-shutdown hysteresis 0.6 PVDD UNDERVOLTAGE (UV) PROTECTION PVDD undervoltage-shutdown set 0.25 PVDD undervoltage-shutdown set 0.25 PVDD undervoltage-shutdown hysteresis 0.25 BYP in voltage 6.4 6.9 7.4 POWER-ON RESET (POR) 4.1 PVDD voltage for POR 0.3 OVERTEMPERATURE (OT) PROTECTION .4.1 Junction temperature for overtemperature shutdown hystersis 1155 170 Junction temperature overtemperature shutdown hystersis .15 OVERCURRENT (OC) SHUTDOWN PROTECTION .2.4	drain-to-source resistance	$T_J = 25^{\circ}C$		180		mΩ
PVDD overvoltage-shutdown hysteresis 19.5 21 22.5 PVDD undervoltage-shutdown hysteresis 0.6 700 PVDD undervoltage-shutdown set 3.6 4 4.4 PVDD undervoltage-shutdown hysteresis 0.25 8 0.25 8 BYP 0.25 0.25 8 7.4 POWER-ON RESET (POR) 6.4 6.9 7.4 PVDD voltage for POR 0.3 0.3 0.25 OVERTEMPERATURE (OT) PROTECTION 0.3 0.3 0.3 Junction temperature for overtemperature shutdown hysteresis voltage for POR 0.3 0.3 0 OVERTEMPERATURE (OT) PROTECTION 155 170	put offset voltage	Zero input signal, G = 20 dB			±25	mV
PVDD overvoltage-shuldown hysteresis 0.6 PVDD undervoltage-shuldown set 3.6 4 4.4 PVDD undervoltage-shuldown set 0.25 0.25 BYP 0.25 0.25 BYP pin voltage 6.4 6.9 7.4 POWER-ON RESET (POR) 4.1 9 9 0.3 0.5 0.5 0.5 0.5 0.5 0.5 0.5 <td>DD OVERVOLTAGE (OV) PROTECTION</td> <td></td> <td></td> <td></td> <td></td> <td></td>	DD OVERVOLTAGE (OV) PROTECTION					
PVDD UNDERVOLTAGE (UV) PROTECTION PVDD undervoltage-shutdown set 3.6 4 4.4 PVDD undervoltage-shutdown hysteresis 0.25 8 BYP 6.4 6.9 7.4 POWER-ON RESET (POR) 4.1 7 PVDD voltage for POR 0.3 4 PVDD voltage for POR 0.3 0.3 OVERTEMPERATURE (OT) PROTECTION 0.3 15 Junction temperature for overtemperature shutdown hystersis 155 170 Junction temperature overtemperature shutdown hystersis 15 15 OVERCURENT (OC) SHUTDOWN PROTECTION 15 15 STANDBY PIN 2.4 5 DC detect threshold 0.1 0.2 DC detect threshold 2.9 10 DC detect threshold 2.9 700 FAULT pin output voltage for logic-level high (copen-drain logic output) External 47-kΩ pullup resistor to 3.3 V 2.4 FAULT pin output voltage for logic-level low (open-drain logic output) External 47-kΩ pullup resistor to 3.3 V 0.5 LOAD DIAGNOSTICS 700 5	DD overvoltage-shutdown set		19.5	21	22.5	V
PVDD undervoltage-shutdown set 3.6 4 4.4 PVDD undervoltage-shutdown hysteresis 0.25 0.25 BYP 6.4 6.9 7.4 POWER-ON RESET (POR) 4.1 PVDD voltage for POR 0.3 0.3 OVERTEMPERATURE (OT) PROTECTION 0.3 0.3 Junction temperature for overtemperature shutdown hystersis 155 170 Junction temperature overtemperature shutdown hystersis 155 170 STANDEY PIN 2.4 15 STANDEY PIN 2.4 10.2 DC detect threshold 0.1 0.2 DC detect threshold 2.9 70 FAULT pin output voltage for logic-level high (gen-drain logic output) External 47-kΩ pullup resistor to 3.3 V 2.4 FAULT pin output voltage for logic-level high (gen-drain logic output) External 47-kΩ pullup resistor to 3.3 V 0.5 FAULT pin output voltage for logic-level high (gen-drain logic output) External 47-kΩ pullup resistor to 3.3 V 0.5 FAULT pin output voltage for logic-level high (gen-drain logic output) External 47-kΩ pullup resistor to 3.3 V 0.5	DD overvoltage-shutdown hysteresis			0.6		V
PVDD undervoltage-shutdown hysteresis 0.25 BYP 0.25 BYP 0.25 BYP pin voltage 0.26 BYP pin voltage 0.4 POWER-ON RESET (POR) 7.4 PVDD voltage for POR 0.3 OVERTEMPERATURE (OT) PROTECTION 0.3 Junction temperature for overtemperature shutdown hystersis 155 Junction temperature covertemperature shutdown hystersis 155 OVERCURRENT (OC) SHUTDOWN PROTECTION 155 OVERCURRENT (OC) SHUTDOWN PROTECTION 15 OVERCURRENT (OC) SHUTDOWN PROTECTION 2.4 STANDBY Pin 2.4 STANDBY Pin current 0.1 0.2 DC detect threshold 2.9 0 DC detect step response time 700 70 FAULT pin output voltage for logic-level high (cpen-drain logic output) External 47-kΩ pullup resistor to 3.3 V 2.4 FAULT pin output voltage for logic-level low (open-drain logic output) External 47-kΩ pullup resistor to 3.3 V 0.5 IOAD DIAGNOSTICS External 47-kΩ pullup resistor to 3.3 V 0.5 POD or ground	DD UNDERVOLTAGE (UV) PROTECTION					
BYP 6.4 6.9 7.4 POWER-ON RESET (POR) 0.3 0.3 PVDD voltage for POR 0.3 0.3 OVERTEMPERATURE (OT) PROTECTION 155 170 Junction temperature for overtemperature shutdown shutdown 155 170 Junction temperature overtemperature shutdown hystersis 15 15 OVERCURRENT (OC) SHUTDOWN PROTECTION 2.4 3 STANDBY PIN 2.4 3 STANDBY PIN 0.1 0.2 DC detect threshold 2.9 0 DC detect threshold 2.9 00 FAULT REPORT 5 700 6 FAULT pin output voltage for logic-level high (open-drain logic output) External 47-kΩ pullup resistor to 3.3 V 0.5 FAULT pin output voltage for logic-level low (open- drain logic output) External 47-kΩ pullup resistor to 3.3 V 0.5 LOAD DIAGNOSTICS Resistance to detect a short from OUT pin(s) to PVDD or ground 200 200	DD undervoltage-shutdown set		3.6	4	4.4	V
BYP pin voltage 6.4 6.9 7.4 POWER-ON RESET (POR) 4.1 PVDD voltage for POR 0.3 0.3 OVERTEMPERATURE (OT) PROTECTION 0.3 0.3 Junction temperature for overtemperature shutdown 155 170 Junction temperature overtemperature shutdown 155 170 Junction temperature overtemperature shutdown 15 170 STANDBY PIN 2.4 2.4 STANDBY PIN 2.4 0.1 0.2 DC detect threshold 0.1 0.2 0.1 0.2 DC detect threshold 2.9 00 2.9 00 FAULT pin output voltage for logic-level high (open-drain logic output) External 47-kΩ pullup resistor to 3.3 V 2.4 2.4 FAULT pin output voltage for logic-level low (open-drain logic output) External 47-kΩ pullup resistor to 3.3 V 0.5	DD undervoltage-shutdown hysteresis			0.25		V
POWER-ON RESET (POR)PVDD voltage for POR	5					
PVDD voltage for POR4.1PVDD voltage for POR0.3OVERTEMPERATURE (OT) PROTECTION0.3Junction temperature for overtemperature shutdown155170Junction temperature for overtemperature shutdown155170Junction temperature overtemperature shutdown hystersis155170OVERCURRENT (OC) SHUTDOWN PROTECTION1515OVERCURRENT (OC) SHUTDOWN PROTECTION2.415Maximum current (peak output current)2.41STANDBY PIN0.10.2DC detect threshold0.10.2DC detect step response time700FAULT REPORTExternal 47-kΩ pullup resistor to 3.3 V2.4FAULT pin output voltage for logic-level high (open-drain logic output)External 47-kΩ pullup resistor to 3.3 V0.5FAULT pin output voltage for logic-level low (open- drain logic output)External 47-kΩ pullup resistor to 3.3 V0.5LOAD DIAGNOSTICS2.002.00Open-circuit detect on thresholdIncluding speaker wires7095120	P pin voltage		6.4	6.9	7.4	V
PVDD recovery hysteresis voltage for POR0.3OVERTEMPERATURE (OT) PROTECTION155170Junction temperature for overtemperature shutdown155170Junction temperature overtemperature shutdown hystersis155170OVERCURRENT (OC) SHUTDOWN PROTECTION1515Maximum current (peak output current)2.43STANDBY PIN0.10.2DC detect threshold0.10.2DC detect threshold2.90DC detect step response time700FAULT Pin output voltage for logic-level high (open-drain logic output)External 47-kΩ pullup resistor to 3.3 V2.4CAD DIAGNOSTICS2.00Resistance to detect a short from OUT pin(s) to PVDD or groundIncluding speaker wires200Open-circuit detection thresholdIncluding speaker wires200	WER-ON RESET (POR)				•	
OVERTEMPERATURE (OT) PROTECTION Junction temperature for overtemperature shutdown 155 170 Junction temperature overtemperature shutdown hystersis 155 170 OVERCURRENT (OC) SHUTDOWN PROTECTION 15 15 Maximum current (peak output current) 2.4 2.4 STANDBY PIN 0.1 0.2 DC detect threshold 0.1 0.2 DC detect threshold 2.9 0 FAULT REPORT 700 70 FAULT pin output voltage for logic-level high (open-drain logic output) External 47-kΩ pullup resistor to 3.3 V 2.4 LOAD DIAGNOSTICS External 47-kΩ pullup resistor to 3.3 V 0.5 DOP Open-circuit detection threshold 102 200	DD voltage for POR				4.1	V
Junction temperature for overtemperature shutdown155170Junction temperature overtemperature shutdown hystersis1515OVERCURRENT (OC) SHUTDOWN PROTECTION1515Maximum current (peak output current)2.41STANDBY PIN0.10.2DC DETECT0.10.2DC detect threshold2.90DC detect step response time700FAULT REPORT700FAULT pin output voltage for logic-level high (open-drain logic output)External 47-kΩ pullup resistor to 3.3 V2.4CAD DIAGNOSTICS2.00Resistance to detect a short from OUT pin(s) to PVDD or ground200Open-circuit detection threshold1ncluding speaker wires200	DD recovery hysteresis voltage for POR			0.3		V
shutdown133170Junction temperature overtemperature shutdown hystersis1515OVERCURRENT (OC) SHUTDOWN PROTECTIONMaximum current (peak output current)2.4STANDBY PINSTANDBY pin current0.10.2DC detect threshold0.10.2DC detect threshold2.900DC detect step response time700FAULT REPORTExternal 47-kΩ pullup resistor to 3.3 V2.4FAULT pin output voltage for logic-level high (open-drain logic output)External 47-kΩ pullup resistor to 3.3 V0.5LOAD DIAGNOSTICSExternal 47-kΩ pullup resistor to 3.3 V0.5Resistance to detect a short from OUT pin(s) to PVDD or ground200Open-circuit detection thresholdIncluding speaker wires7095120	ERTEMPERATURE (OT) PROTECTION					
hystersis15OVERCURRENT (OC) SHUTDOWN PROTECTIONMaximum current (peak output current)Maximum current (peak output current)STANDBY PINSTANDBY pin currentSTANDBY pin currentDC detect thresholdDC detect thresholdDC detect thresholdDC detect step response timeFAULT REPORTFAULT Pin output voltage for logic-level high (open-drain logic output)FAULT pin output voltage for logic-level high (rappender 147-kΩ pullup resistor to 3.3 VFAULT pin output voltage for logic-level low (open-drain logic output)FAULT STANDESLOAD DIAGNOSTICSResistance to detect a short from OUT pin(s) to PVDD or groundOpen-circuit detection thresholdIncluding speaker wires7095120			155	170		°C
Maximum current (peak output current)2.4STANDBY PIN0.10.2STANDBY pin current0.10.2DC DETECT0.10.2DC detect threshold2.90DC detect step response time700FAULT REPORTExternal 47-kΩ pullup resistor to 3.3 V2.4FAULT pin output voltage for logic-level high (open-drain logic output)External 47-kΩ pullup resistor to 3.3 V2.4FAULT pin output voltage for logic-level low (open- drain logic output)External 47-kΩ pullup resistor to 3.3 V0.5LOAD DIAGNOSTICS200Open-circuit detect a short from OUT pin(s) to PVDD or ground200Open-circuit detection thresholdIncluding speaker wires7095				15		°C
STANDBY PINSTANDBY pin current0.10.2DC DETECTDC detect threshold2.9DC detect step response time700FAULT REPORT700FAULT pin output voltage for logic-level high (open-drain logic output)External 47-kΩ pullup resistor to 3.3 V2.4FAULT pin output voltage for logic-level low (open-drain logic output)External 47-kΩ pullup resistor to 3.3 V0.5COAD DIAGNOSTICS200Resistance to detect a short from OUT pin(s) to PVDD or groundIncluding speaker wires7095120	ERCURRENT (OC) SHUTDOWN PROTECTIO	N				
STANDBY pin current0.10.2DC DETECTDC detect threshold2.9DC detect step response time2.9FAULT REPORTFAULT pin output voltage for logic-level high (open-drain logic output)External 47-kΩ pullup resistor to 3.3 V2.4C detect a short from OUT pin(s) to PVDD or groundExternal 47-kΩ pullup resistor to 3.3 V2.4C detect a short from OUT pin(s) to PVDD or groundExternal 47-kΩ pullup resistor to 3.3 V2.4C detect a short from OUT pin(s) to PVDD or groundExternal 47-kΩ pullup resistor to 3.3 V2.4C detect a short from OUT pin(s) to PVDD or groundExternal 47-kΩ pullup resistor to 3.3 V0.5COOpen-circuit detection thresholdIncluding speaker wires7095120	ximum current (peak output current)			2.4		Α
DC DETECTDC detect threshold2.9DC detect step response time700FAULT REPORTFAULT pin output voltage for logic-level high (open-drain logic output)External 47-kΩ pullup resistor to 3.3 V2.4FAULT pin output voltage for logic-level low (open- drain logic output)External 47-kΩ pullup resistor to 3.3 V0.5LOAD DIAGNOSTICS200Resistance to detect a short from OUT pin(s) to PVDD or groundIncluding speaker wires7095120						
DC detect threshold2.9DC detect step response time700FAULT REPORTFAULT pin output voltage for logic-level high (open-drain logic output)External 47-kΩ pullup resistor to 3.3 V2.4FAULT pin output voltage for logic-level low (open- drain logic output)External 47-kΩ pullup resistor to 3.3 V2.4LOAD DIAGNOSTICSExternal 47-kΩ pullup resistor to 3.3 V0.5PVDD or ground200Open-circuit detection thresholdIncluding speaker wires7095120	NDBY pin current			0.1	0.2	μA
DC detect step response time 700 FAULT REPORT FAULT pin output voltage for logic-level high (open-drain logic output) External 47-kΩ pullup resistor to 3.3 V 2.4 FAULT pin output voltage for logic-level low (open-drain logic output) External 47-kΩ pullup resistor to 3.3 V 0.5 FAULT pin output voltage for logic-level low (open-drain logic output) External 47-kΩ pullup resistor to 3.3 V 0.5 LOAD DIAGNOSTICS 200 0.5 Open-circuit detection threshold Including speaker wires 70 95 120	DETECT					
FAULT REPORT FAULT pin output voltage for logic-level high (open-drain logic output) External 47-kΩ pullup resistor to 3.3 V 2.4 FAULT pin output voltage for logic-level low (open-drain logic output) External 47-kΩ pullup resistor to 3.3 V 0.5 FAULT pin output voltage for logic-level low (open-drain logic output) External 47-kΩ pullup resistor to 3.3 V 0.5 LOAD DIAGNOSTICS External 47-kΩ pullup resistor to 3.3 V 0.5 PVDD or ground Discource to detect a short from OUT pin(s) to PVDD or ground 200 Open-circuit detection threshold Including speaker wires 70 95 120	detect threshold			2.9		V
FAULT pin output voltage for logic-level high (open-drain logic output) External 47-kΩ pullup resistor to 3.3 V 2.4 FAULT pin output voltage for logic-level low (open-drain logic output) External 47-kΩ pullup resistor to 3.3 V 0.5 LOAD DIAGNOSTICS Essistance to detect a short from OUT pin(s) to PVDD or ground 0.5 200 Open-circuit detection threshold Including speaker wires 70 95 120	detect step response time				700	ms
(open-drain logic output) External 47-KΩ pullup resistor to 3.3 V 2.4 FAULT pin output voltage for logic-level low (open- drain logic output) External 47-kΩ pullup resistor to 3.3 V 0.5 LOAD DIAGNOSTICS Resistance to detect a short from OUT pin(s) to PVDD or ground 200 Open-circuit detection threshold Including speaker wires 70 95 120	JLT REPORT					
drain logic output) External 47-kΩ pullup resistor to 3.3 V 0.5 LOAD DIAGNOSTICS Resistance to detect a short from OUT pin(s) to PVDD or ground 200 Open-circuit detection threshold Including speaker wires 70 95 120		External 47-k Ω pullup resistor to 3.3 V	2.4			V
Resistance to detect a short from OUT pin(s) to PVDD or ground200Open-circuit detection thresholdIncluding speaker wires7095120		External 47-kΩ pullup resistor to 3.3 V			0.5	V
PVDD or ground 200 Open-circuit detection threshold Including speaker wires 70 95	AD DIAGNOSTICS					
					200	Ω
Short-circuit detection threshold Including speaker wires 0.9 1.2 1.5	en-circuit detection threshold	Including speaker wires	70	95	120	Ω
	rt-circuit detection threshold	Including speaker wires	0.9	1.2	1.5	Ω



 $T_C = 25^{\circ}C$, PVDD = 14.4 V, $R_L = 4 \Omega$, $P_{(O)} = 1$ W/ch, AES17 filter, default I²C settings (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SDA pin output voltage for logic-level high	$R_{(PU_12C)}$ = 4.7-k Ω pullup, supply voltage = 3.3 V or 5 V	2.4			V
SDA pin output voltage for logic-level low	3-mA sink current			0.4	V
Capacitance for SCL and SDA pins				10	pF
Capacitance for SDA pin	STANDBY mode		30		pF

6.6 Timing Requirements for I2C Interface Signals

over recommended operating conditions (unless otherwise noted)

		MIN	NOM	MAX	UNIT
f _(SCL)	SCL clock frequency			400	kHz
t _r	Rise time for both SDA and SCL signals			300	ns
t _f	Fall time for both SDA and SCL signals			300	ns
t _{w(H)}	SCL pulse duration, high	0.6			μs
t _{w(L)}	SCL pulse duration, low	1.3			μs
t _{su(2)}	Setup time for START condition	0.6			μs
t _{h(2)}	START condition hold time before generation of first clock pulse	0.6			μs
t _{su(1)}	Data setup time	100			ns
t _{h(1)}	Data hold time	0 ⁽¹⁾			ns
t _{su(3)}	Setup time for STOP condition	0.6			μs
C _(B)	Load capacitance for each bus line			400	pF

(1) A device must internally provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the falling edge of SCL.



6.7 Typical Characteristics

 $T_C = 25^{\circ}C$, PVDD = 14.4 V, $R_L = 4 \Omega$, $P_{(O)} = 1 W$ per channel, AES17 filter, 1-kHz input, default I²C settings (unless otherwise noted)









7 Detailed Description

7.1 Overview

The TAS5431-Q1 is a mono analog-input class-D audio amplifier for use in an automotive environment. The design uses an ultra-efficient class-D technology developed by Texas Instruments with additional features specific to the automotive industry. The class-D technology allows for reduced power consumption, reduced heat, and reduced peak currents in the electrical system. The device realizes an audio sound system design with smaller size and lower weight than traditional class-AB solutions.

The TAS5431-Q1 device has seven core design blocks:

- PWM
- Gate drive
- Power FETs
- Diagnostics
- Protection
- Power supply
- I²C serial communication bus

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Analog Audio Input and Preamplifier

The differential input stage of the amplifier cancels common-mode noise that appears on the inputs. For a differential audio source, connect the positive lead to IN_P and the negative lead to IN_N. The inputs must be ac-coupled to minimize the output dc-offset and ensure correct ramping of the output voltages. For good transient performance, the impedance seen at each of the two differential inputs should be the same.

The gain setting impacts the analog input impedance of the amplifier. See Input Impedance and Gain for typical values.

Gain	Input Impedance								
20 dB	60 kΩ ± 20%								
26 dB	30 kΩ ± 20%								
32 dB	15 kΩ ± 20%								
36 dB	9 kΩ ± 20%								

Table 7-1. Input Impedance and G

7.3.2 Pulse-Width Modulator (PWM)

The PWM converts the analog signal from the preamplifier into a switched signal of varying duty cycle. This is the critical stage that defines the class-D architecture. In the TAS5431-Q1, the modulator is an advanced design with high bandwidth, low noise, low distortion, and excellent stability.

The pulse-width modulation scheme allows increased efficiency at low power. Each output is switching from 0 V to PVDD. The OUTP and OUTN pins are in phase with each other with no input so that there is little or no current in the speaker. The duty cycle of OUTP is greater than 50% and the duty cycle OUTN is less than 50% for positive output voltages. The duty cycle of OUTN is greater than 50% and the duty cycle of OUTP is less than 50% for negative output voltages. The voltage across the load is at 0 V through most of the switching period, reducing power loss.





Figure 7-1. BD Mode Modulation



7.3.3 Gate Drive

The gate driver accepts the low-voltage PWM signal and level-shifts the signal to drive a high-current, full-bridge, power FET stage. The device uses proprietary techniques to optimize EMI and audio performance.

7.3.4 Power FETs

The BTL output comprises four matched N-channel FETs for high efficiency and maximum power transfer to the load. By design, the FETs withstand large voltage transients during a load-dump event.

7.3.5 Load Diagnostics

The device incorporates load diagnostic circuitry designed for detecting and determining the status of output connections. The device supports the following diagnostics:

- Short to GND
- Short to PVDD
- Short across load
- Open load

The device reports the presence of any of the short or open conditions to the system via I²C register read.

7.3.5.1 Load Diagnostics Sequence

The load diagnostic function runs on de-assertion of STANDBY or when the device is in a fault state (dc detect, overcurrent, overvoltage, undervoltage, and overtemperature). During this test, the outputs are in a Hi-Z state. The device determines whether the output is a short to GND, short to PVDD, open load, or shorted load. The load diagnostic biases the output, which therefore requires limiting the capacitance value for proper functioning; see the *Recommended Operating Conditions*. The load diagnostic test takes approximately 229 ms to run. Note that the *check* phase repeats up to five times if a fault is present or a large capacitor to GND is present on the output. On detection of an open load, the output still operates. On detection of any other fault condition. After detection of a normal output condition, the audio output starts. The load diagnostics run after every other overvoltage (OV) event. The load diagnostic for open load only has I²C reporting. All other faults have I²C and FAULT pin assertion.

The device performs load diagnostic tests as shown in Figure 7-2.

Figure 7-3 illustrates how the diagnostics determine the load based on output conditions.



Figure 7-2. Load Diagnostics Sequence of Events





Figure 7-3. Load Diagnostic Reporting Thresholds

7.3.5.2 Faults During Load Diagnostics

If the device detects a fault (such as overtemperature, overvoltage, or undervoltage) during the load diagnostics test, the device exits the load diagnostics, which can result in a pop or click on the output.

7.3.6 Protection and Monitoring

- Overcurrent Shutdown (OCSD)—The overcurrent shutdown forces the output into Hi-Z. The device asserts the FAULT pin and updates the I²C register.
- DC Detect—This circuit checks for a dc offset continuously during normal operation at the output of the amplifier. If a dc offset occurs, the device asserts the FAULT pin and updates the I²C register. Note that the dc detection threshold follows PVDD changes.
- Overtemperature Shutdown (OTSD)—The device shuts down when the die junction temperature reaches the overtemperature threshold. The device asserts the FAULT pin asserts and updates I²C register. Recovery is automatic when the temperature returns to a safe level.
- Undervoltage (UV)—The undervoltage (UV) protection detects low voltages on PVDD. In the event of an
 undervoltage condition, the device asserts the FAULT pin and resets the I²C register.
- Power-On Reset (POR)—Power-on reset (POR) occurs when PVDD drops below the POR threshold. A
 POR event causes the I²C bus to go into a high-impedance state. After recovery from the POR event, the
 device restarts automatically with default I²C register settings.
- Overvoltage (OV) and Load Dump—OV protection detects high voltages on PVDD. If PVDD reaches the
 overvoltage threshold, the device asserts the FAULT pin and updates the I²C register. The device can
 withstand 40-V load-dump voltage spikes. The device supports load-dump in both standby and active modes.
- SpeakerGuard—This protection circuitry limits the output voltage to the value selected in I²C register 0x03. This value determines both the positive and negative limits. The user can use the SpeakerGuard feature to improve battery life or protect the speaker from exceeding its excursion limits.
- Adjacent-Pin Shorts—The device design is such that shorts between adjacent pins do not cause damage.

7.3.7 I²C Serial Communication Bus

The device communicates with the system processor via the I²C serial communication bus as an I²C slave-only device. The processor can poll the device via I²C to determine the operating status. All reports of fault conditions and detections are via I²C. The system can also set numerous features and operating conditions via I²C. The I²C interface is active approximately 1 ms after the STANDBY pin is high.

The I²C interface controls the following device features:

- Changing gain setting to 20 dB, 26 dB, 32 dB, or 36 dB.
- Controlling peak voltage value of SpeakerGuard protection circuitry
- Reporting load diagnostic results



· Changing of switching frequency for AM radio avoidance

7.3.7.1 I²C Bus Protocol

The device has a bidirectional serial control interface that is compatible with the Inter IC (I^2C) bus protocol and supports 400-kbps data transfer rates for random and sequential write and read operations. This is a slave-only device that does not support a multimaster bus environment or wait-state insertion. The master device uses the I^2C control interface to program the registers of the device and to read device status.

The I²C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system. Data transfer on the bus is serial, one bit at a time. The transfer of address and data is in byte (8-bit) format with the most-significant bit (MSB) transferred first. In addition, the receiving device acknowledges each byte transferred on the bus with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data pin (SDA) while the clock is HIGH to indicate start and stop conditions. A HIGH-to-LOW transition on SDA indicates a start, and a LOW-to-HIGH transition indicates a stop. Normal data bit transitions must occur within the low time of the clock period. Figure 7-4 shows these conditions. The master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another device and then waits for an acknowledge condition. The device holds SDA LOW during the acknowledge clock period to indicate an acknowledgment. When this occurs, the master transmits the next byte of the sequence. The address for each device is a unique 7-bit slave address plus a R/ \overline{W} bit (1 byte). All compatible devices share the same signals via a bidirectional bus using a wired-AND connection. The SDA and SCL signals require the use of an external pullup resistor to set the HIGH level for the bus. There is no limit on the number of bytes that the communicating devices can transmit between start and stop conditions. After transfer of the last word, the master generates a stop condition to release the bus.



Figure 7-4. Typical I²C Sequence

To communicate with the device, the I²C master uses addresses shown in Figure 7-4. Transmission of read and write data can be by single-byte or multiple-byte data transfers.

7.3.7.2 Random Write

As shown in Figure 7-5, a single-byte data-write transfer begins with the master device transmitting a start condition followed by the I²C device address and the read/write bit. The read/write bit determines the direction of the data transfer. For a write data transfer, the read/write bit is a 0. After receiving the correct I²C device address and the read/write bit. Next, the master transmits the address byte corresponding to the internal memory address being accessed. After receiving the address byte, the device again responds with an acknowledge bit. Next, the master device transmits the data byte for writing to the memory address being accessed. After receiving the data byte for writing to the memory address being accessed. After receiving the data byte for writing to the memory address being accessed. After receiving the data byte for writing to the memory address being accessed. After receiving the data byte for writing to the memory address being accessed. After receiving the data byte for writing to the memory address being accessed. After receiving the data byte for writing to the memory address being accessed. After receiving the data byte, the device again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data-write transfer.



Figure 7-5. Random Write Transfer

7.3.7.3 Random Read

As shown in Figure 7-6, a single-byte data-read transfer begins with the master device transmitting a start condition followed by the I²C device address and the read/write bit. For the data-read transfer, the master device performs both a write and a following read. Initially, the master device performs a write to transfer the address byte of the internal memory address to be read. As a result, the read/write bit is a 0. After receiving the address and the read/write bit, the device responds with an acknowledge bit. In addition, after sending the internal memory address byte, the master device transmits another start condition followed by the device address and the read/write bit again. This time, the read/write bit is a 1, indicating a read transfer. After receiving the address and the read/write bit, the device again responds with an acknowledge bit. Next, the device transmits the data byte from the memory address being read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data-read transfer.



Figure 7-6. Random Read Transfer

7.3.7.4 Sequential Read

A sequential data-read transfer is identical to a single-byte data-read transfer except that the TAS5431-Q1 transmits multiple data bytes to the master device as shown in Figure 7-7. Except for the last data byte, the master device responds with an acknowledge bit after receiving each data byte and automatically increments the I²C subaddress by one. After receiving the last data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the transfer.







7.4 Device Functional Modes

7.4.1 Hardware Control Pins

Three discrete hardware pins are available for real-time control and indication of device status.

- FAULT pin: This active-low open-drain output pin indicates the presence of a fault condition which requires the device to go into the Hi-Z mode. On assertion of this pin, the device has protected itself and the system from potential damage. The system can read the exact nature of the fault via I²C with the exception of PVDD undervoltage faults below POR, in which case the I²C bus is no longer operational.
- STANDBY pin: Assertion of this active-low pin sends the device into a complete shutdown, limiting the current draw. Load-dump protection is supported. I²C is inactive and non-blocking (does not pull I²C bus low) and the device registers are reset.
- 3. **MUTE** pin: On assertion of this active-high pin, the device is in mute mode. The output pins stop switching and audio does not pass from the input to the output. To place the device back into play mode, deassert this pin. The MUTE pin should be asserted low when the device is in STANDBY.

7.4.2 EMI Considerations

Automotive-level EMI performance depends on both careful integrated-circuit design and good system-level design. Controlling sources of electromagnetic interference (EMI) was a major consideration in all aspects of the design.

The design has minimal parasitic inductances due to the short leads on the package, which dramatically reduces the EMI that results from current passing from the die to the system PCB. The design incorporates circuitry that optimizes output transitions that cause EMI.

7.4.3 Operating Modes and Faults

The following tables list operating modes and faults.

		ginouco	
STATE NAME	OUTPUT	OSCILLATOR	I ² C ⁽¹⁾
STANDBY	Hi-Z, floating	Stopped	Inactive, Registers Reset, Non-blocking
Load diagnostic	DC biased	Active	Active
Mute (Hi-Z) / Fault	Hi-Z, floating	Active	Active
Play	Switching with audio	Active	Active

Table 7-2. Operating Modes

(1) See SLOA264 for I2C applications.

FAULT

EVENT

FAULT EVENT CATEGORY MONITORING MODES REPORTING METHOD ACTION TYPE ACTION RESULT Not applicable Standby

Table 7-3. Faults and Actions

POR			Not applicable		Standby		Disabled	
UV	Voltage fault	Mute (Hi-Z), Play					Disabled	
OV and Load dump ⁽¹⁾	· · · · · · · · · · · · · · · · · · ·		I ² C + FAULT pin	Hard mute (no ramp)			Protected, No Reporting	
OTSD	Thermal fault	Mute (Hi-Z), Play			Hi-Z	Self-clearing		
OC fault	Output channel	Play						
DC detect	fault	Piay	I ² C + FAULT pin					
Load diagnostic - short	short		•	None	Hi-Z, re-run diagnostics	-	Disabled	
Load diagnostic - open	Diagnostic	Hi-Z	l ² C	none	None	Clears on next diagnostic cycle		

(1) Tested in accordance with ISO7637-1

CLEARING

STANDBY



7.5 Register Maps

Table 7-4. I²C Address

DESCRIPTION			FIX	ED ADDR	READ/WRITE BIT	I ² C ADDRESS				
DESCRIPTION	MSB	6	5	4	3	2	1	LSB	FC ADDRESS	
I ² C write	1	1	0	1	1	0	0	0	0xD8	
I ² C read	1	1	0	1	1	0	0	1	0xD9	

7.5.1 I²C Address Register Definitions

Table 7-5. I²C Address Register Definitions

ADDRESS	R/ W	REGISTER DESCRIPTION					
0x01	R	Latched fault register					
0x02	R	Status and load diagnostics register					
0x03	R/ W	Control register					

Table 7-6. Fault Register (0x01)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	0	0	0	0	0	No protection-created faults, default value
-	-	-	-	-	-	_	1	Reserved
-	-	-	-	-	-	1	-	Reserved
-	-	-	-	-	1	-	-	A load-diagnostics fault has occurred.
-	-	-	-	1	-	_	_	Overcurrent shutdown has occurred.
-	-	-	1	-	-	_	_	PVDD undervoltage has occurred.
-	-	1	-	-	-	_	_	PVDD overvoltage has occurred.
-	1	-	-	-	-	-	_	DC offset protection has occurred.
1	_	-	-	_	_	_	_	Overtemperature shutdown has occurred.

Table 7-7. Status and Load Diagnostic Register (0x02)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	0	0	0	0	0	No speaker-diagnostic-created faults, default value
-	-	_	-	_	_	_	1	Output short to PVDD is present.
-	-	-	-	-	-	1	-	Output short to ground is present.
-	-	-	-	-	1	_	-	Open load is present.
-	-	-	-	1	-	-	-	Shorted load is present.
-	-	_	1	-	_	_	_	In a fault condition
-	-	1	-	-	-	-	-	Performing load diagnostics
-	1	-	-	_	-	-	-	In mute mode
1	—	-	_	_	_	_	-	In play mode



D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	1	1	1	1	0	0	0	26-dB gain, switching frequency set to 400 kHz , SpeakerGuard protection circuitry disabled
-	-	-	-	-	-	-	1	Switching frequency set to 500 khz
-	-	-	-	_	1	1	-	Reserved
-	-	1	1	0	-	-	_	SpeakerGuard protection circuitry set to 14-V peak output
-	_	1	0	1	_	_	_	SpeakerGuard protection circuitry set to 11.8-V peak output
_	_	1	0	0	_	_	_	SpeakerGuard protection circuitry set to 9.8-V peak output
-	_	0	1	1	_	_	_	SpeakerGuard protection circuitry set to 8.4-V peak output
-	-	0	1	0	-	-	_	SpeakerGuard protection circuitry set to 7-V peak output
-	_	0	0	1	_	_	_	SpeakerGuard protection circuitry set to 5.9-V peak output
-	_	0	0	0	_	_	_	SpeakerGuard protection circuitry set to 5-V peak output
0	0	_	-	_	_	_	_	Gain set to 20 dB
1	0	-	_	_	-	-	_	Gain set to 32 dB
1	1	-	_	-	-	-	_	Gain set to 36 dB



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The device is a mono high-efficiency class-D audio amplifier. Typical use of the device is to amplify an audio input to drive a speaker. The intent of its use is for a bridge-tied load (BTL) application, not for support of single-ended configuration. This section presents how to use the device in the application, including what external components are necessary and how to connect unused pins.

8.2 Typical Application



Figure 8-1. TAS5431-Q1 Typical Application Schematic



8.2.1 Design Requirements

Use the following for the design requirements:

Power supplies

The device requires only a single power supply compliant with the recommended operation range. The device is designed to work with either a vehicle battery or regulated power supply such as from a backup battery.

Communication

The device communicates with the system controller with both discrete hardware control pins and with I^2C . The device is an I^2C slave and thus requires a master. If a master I^2C -compliant device is not present in the system, the device can still be used, but only with the default settings. Diagnostic information is limited to the discrete reporting FAULT pin.

External components

 Table 8-1 lists the components required for the device.

EVM DESIGNATOR	QUANITY	VALUE	SIZE	DESCRIPTION	USE IN APPLICATION		
C7	1	10 µF ± 10%	1206	X7R ceramic capacitor, 25-V	Power supply		
C8	1	330 µF ± 20%	10 mm	Low-ESR aluminum capacitor, 25-V	Power supply		
C9, C16, C20	3	1 µF ± 10%	0805	X7R ceramic capacitor, 25-V	Analog audio input filter, bypass		
C10, C14	2	0.22 μF ± 10%	0603	X7R ceramic capacitor, 25-V	Bootstrap capacitors		
C11, C17	2	3.3 µF ± 10%	0805	X7R ceramic capacitor, 25-V	Amplifier output filtering		
C13, C15	2	470 pF ± 10%	0603	X7R ceramic capacitor, 250-V	Amplifier output snubbers		
C6	1	0.1 µF ± 10%	0603	X7R ceramic capacitor, 25-V	Power supply		
C2	1	2200 pF ± 10%	0603	X7R ceramic capacitor, 50-V	Power supply		
C3	1	0.082 µF ± 10%	0603	X7R ceramic capacitor, 25-V	Power supply		
C4, C5	2	4.7 μF ± 10%	1206	X7R ceramic capacitor, 25-V	Power supply		
C12, C18	2	0.01 µF ± 10%	0603	X7R ceramic capacitor, 25-V	Output EMI filtering		
L1	1	10 µH ± 20%	13.5 mm ×13.5 mm	Shielded ferrite inductor	Power supply		
L2	1	22 µH ± 20%	8 mm × 8 mm	Coupled inductor	Amplifier output filtering		
R5, R6	2	49.9 kΩ ± 1%	0805	Resistors, 0.125-W	Analog audio input filter		
R4, R7	2	5.6 Ω ± 5%	0805	Resistors, 0.125-W	Output snubbers		

Table 8-1. Supporting Components

8.2.1.1 Amplifier Output Filtering

Output FETs drive the amplifier outputs in an H-bridge configuration. These transistors are either fully off or on. The result is a square-wave output signal with a duty cycle that is proportional to the amplitude of the audio signal. The amplifier outputs require a low-pass filter to filter out the PWM modulation carrier frequency. People frequently call this filter the L-C filter, due to the presence of an inductive element L and a capacitive element C to make up the 2-pole low-pass filter. The L-C filter attenuates the carrier frequency, reducing electromagnetic emissions and smoothing the current waveform which the load draws from the power supply. See *Class-D LC Filter Design* for a detailed description on proper component selection and design of an L-C filter based upon the desired load and response.

8.2.1.2 Amplifier Output Snubbers

A snubber is an RC network placed at the output of the amplifier to dampen ringing or overshoot on the PWM output waveform. Overshoot and ringing has several negative impacts including: potential EMI sources,



degraded audio performance, and overvoltage stress of the output FETs or board components. For more information on the use and design of output snubbers, see Class-D Output Snubber Design Guide.

8.2.1.3 Bootstrap Capacitors

The output stage uses dual NMOS transistors; therefore, the circuit requires bootstrap capacitors for the high side of each output to turn on correctly. The required capacitor connection is from BSTN to OUTN and from BSTP to OUTP as shown in Figure 8-1.

8.2.1.4 Analog Audio Input Filter

The circuit requires an input capacitor to allow biasing of the amplifier put to the proper dc level. The input capacitor and the input impedance of the amplifier form a high-pass filter with a -3-dB corner frequency determined by the equation: $f = 1 / (2\pi R_{(i)}C_{(i)})$, where $R_{(i)}$ is the input impedance of the device based on the gain setting and C_(i) is the input capacitor value. Table 8-2 lists largest recommended input capacitor values. Use a capacitor which matches the application requirement for the lowest frequency but does not exceed the values listed.

	Table 8-2. Recommended input AC-Coupling Capacitors										
GAIN (dB)	TYPICAL INPUT IMPEDANCE (kΩ)	INPUT CAPACITANCE (µF)	HIGH-PASS FILTER (Hz)								
20	60	1	2.7								
20	00	1.5	1.8								
26	30	1	5.3								
20	30	3.3	1.6								
32	15	5.6	2.3								
36	9	10	1.8								

Table 8-2 Recommended Input AC-Coupling Capacitor

8.2.2 Detailed Design Procedure

Use the following steps for the design procedure:

- Step 1: Hardware Schematic Design: Using the Figure 8-1 as a guide, integrate the hardware into the system schematic.
- Step 2: Following the layout guidelines recommended in the Section 10.1 section, integrate the device and its supporting components into the system PCB file.
- Step 3: Thermal Design: The device has an exposed thermal pad which requires proper soldering. For more information, see Semiconductor and IC Package Thermal Metrics and PowerPAD Thermally Enhanced Package.
- Step 4: Develop software: The EVM User's Guide has detailed instructions for how to set up the device, interpret diagnostic information, and so forth. For information about control registers, see the Section 7.5 section.

For questions and support, go to the E2E forums.

8.2.2.1 Unused Pin Connections

Even if unused, always connect pins to a fixed rail; do not leave them floating. Floating input pins represent an ESD risk, therefore the user must adhere to the following guidance for each pin.

8.2.2.1.1 MUTE Pin

If the MUTE pin is unused in the application, connect it to GND through a high-impedance resistor.

8.2.2.1.2 **STANDBY** Pin

If the STANDBY pin is unused in the application, connect it to a low-voltage rail such as 3.3 V or 5 V through a high-impedance resistor.

8.2.2.1.3 I²C Pins (SDA and SCL)

If there is no microcontroller in the system, use of the device without I²C communication is possible. In this situation, connect the SDA and SCL pins to 3.3 V.



8.2.2.1.4 Terminating Unused Outputs

If the FAULT pin does not report to a system microcontroller in the application, connect it to GND.

8.2.2.1.5 Using a Single-Ended Audio Input

When using a single-ended audio source, ac-ground the negative input through a capacitor equal in value to the input capacitor on the positive input, and apply the audio source to the positive input. For best performance, the ac ground should be at the audio source instead of at the device input if possible.

8.2.3 Application Curves

See the Typical Characteristcs section for application performance plots.

FIGURE NO.
Figure 6-1
Figure 6-2
Figure 6-3
Figure 6-4
Figure 6-5
Figure 6-6
Figure 6-7

9 Power Supply Recommendations

A car battery that can have a large voltage range most commonly provides power for the device. PVDD, a filtered battery voltage, is the supply for the output FETs and the low-side FET gate driver. Good power-supply decoupling is necessary, especially at low voltage and temperature levels. To meet the PVDD specifications in the *Electrical Characteristics* section, TI uses 10- μ F and 0.1- μ F ceramic capacitors near the PVDD pin along with a larger bulk 330- μ F electrolytic decoupling capacitor.

An internal linear regulator, which powers the analog circuitry, provides the voltage on the BYP pin. This supply requires an external bypass ceramic capacitor at the BYP pin.





10 Layout

10.1 Layout Guidelines

The EVM layout optimizes for thermal dissipation and EMC performance. The TAS5431-Q1 device has a thermal pad down, and good thermal conduction and dissipation require adequate copper area. Layout also affects EMC performance. TAS5431Q1EVM illustrations form the basis for the layout discussions.

10.2 Layout Examples

10.2.1 Top Layer

The red boxes around number 1 are the copper ground on the top layer. Soldered directly to the thermal pad, the ground is the first significant thermal dissipation required. There are vias that go to the other layers for further thermal relief, but vias have high thermal resistance. TI recommends that use of the top layer be mostly for thermal dissipation. A further recommendation is short routes from output pins to the second-order LC filter for EMC suppression. The number 2 arrow indicates these short routes for better ECM results. A short route from the PVDD pin to the LC filter from the battery or power source, as indicated by the number 3 arrow, also improves EMC suppression. Route on an outside layer for added current capability. The red box around number 4 indicates the ground plane that is common to both OUTP and OUTN. Place the capacitors of the LC filter in the common ground plane to help with common-mode noise and short ground loops



Figure 10-1. Top layer



10.2.2 Second Layer – Signal Layer

Pour a full ground plane on an inner layer to keep current loops small to reduce EMI.



Figure 10-2. Signal Layer



10.2.3 Third Layer – Power Layer

There is no requirement for a power plane, but TI recommends a wide single wide trace to keep the switching noise to a minimum and provide enough current to the device. The wide trace provides a low-impedance path from the power source. Suppression of switching noise (ripple voltage) on both the positive and return (ground) paths requires a low impedance.



Figure 10-3. Power Layer



10.2.4 Bottom Layer – Ground Layer

The device has an exposed thermal pad on the bottom side for improved thermal performance. Conducting heat from the thermal pad to other layers requires thermal vias. Because the bottom layer is the secondary heat exchange surface to ambient, the thermal vias area must have low thermal resistance.



Figure 10-4. Bottom Layer



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- AN-1737 Managing EMI in Class D Audio Applications (SNAA050)
- AN-1849 An Audio Amplifier Power Supply Design (SNAA057)
- Class-D LC Filter Design (SLOA119)
- Class-D Output Snubber Design Guide (SLOA201)
- Filter-Free™ Class-D Audio Amplifiers (SLOA145)
- Guidelines for Measuring Audio Power Amplifier Performance (SLOA068)
- Power Rating in Audio Amplifiers (SLEA047)
- PowerPAD Thermally Enhanced Package (SLMA002)

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.5 Trademarks

PowerPAD[™] and TI E2E[™] are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the mostcurrent data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TAS5431QPWPRQ1	ACTIVE	HTSSOP	PWP	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TAS5431	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS5431QPWPRQ1	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TAS5431QPWPRQ1	HTSSOP	PWP	16	2000	356.0	356.0	35.0

GENERIC PACKAGE VIEW

PWP 16

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PWP0016B

PACKAGE OUTLINE

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may not be present.



PWP0016B

EXAMPLE BOARD LAYOUT

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).

9. Size of metal pad may vary due to creepage requirement.



PWP0016B

EXAMPLE STENCIL DESIGN

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated