

# **MOSFET** – Dual N-Channel, POWERTRENCH®

Q1: 30 V, 12 A, 9.0 m $\Omega$  Q2: 30 V, 16 A, 6.4 m $\Omega$ 

#### **FDMC7208S**

#### **General Description**

This device includes two 30 V N-Channel MOSFETs in a dual Power 33 (3 mm x 3 mm MLP) package. The package is enhanced for exceptional thermal performance.


#### **Features**


Q1: N-Channel

- Max  $r_{DS(on)} = 9.0 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 12 \text{ A}$
- Max  $r_{DS(on)}$  = 11.0 m $\Omega$  at  $V_{GS}$  = 4.5 V,  $I_D$  = 11 A Q2: N-Channel
- Max  $r_{DS(on)} = 6.4 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 16 \text{ A}$
- Max  $r_{DS(on)} = 7.5 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 13.5 \text{ A}$
- This Device is Pb-Free and is RoHS Compliant

#### **Applications**

- Computing
- Communications
- General Purpose Point of Load
- Notebook System





Power 33

WDFN8 3x3, 0.65P CASE 511DG

#### **MARKING DIAGRAM**

\$Y&Z&2&K FDMC 7208S

 \$Y
 = onsemi Logo

 &Z
 = Assembly Plant Code

 &2
 = Numeric Date Code

 &K
 = Lot Code

FDMC7208S = Specific Device Code

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

### $\textbf{MOSFET MAXIMUM RATINGS} \ (T_A = 25^{\circ}\text{C unless otherwise noted})$

				Va		
Symbol	Rating			Q1	Q2	Unit
V <sub>DS</sub>	Drain to Source Voltage	Drain to Source Voltage			30	V
$V_{GS}$	Gate to Source Voltage (Note 4)			±20	±12	V
I <sub>D</sub>	Drain Current	Continuous (Package limited)	T <sub>C</sub> = 25°C	22	26	Α
		Continuous	T <sub>A</sub> = 25°C	12 (Note 1a)	16 (Note 1b)	
		Pulsed		60	80	
E <sub>AS</sub>	Single Pulse Avalanche En	ergy (Note 3)	21	21	mJ	
P <sub>D</sub>	Power Dissipation for Single	Operation $T_A = 25^{\circ}C$		1.9 (Note 1a)	1.9 (Note 1b)	W
	T <sub>A</sub> = 25°C		0.8 (Note 1c)	0.8 (Note 1d)		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			–55 to	+150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS

		Value		
Symbol	Characteristic	Q1	Q2	Unit
$R_{ heta JA}$	Thermal Resistance, Junction-to-Ambient	65 (Note 1a)	65 (Note 1b)	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction-to-Ambient	155 (Note 1c)	155 (Note 1d)	

#### PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Device Marking		Shipping <sup>†</sup>		
FDMC7208S	FDMC7208S	WDFN8 3x3, 0.65P, Power 33 (Pb-Free)	3000 units / Tape & Reel		

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)


Symbol	Parameter	Test Cor	dition	Туре	Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS	-				<u>-</u>		-
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$\begin{split} I_D &= 250~\mu\text{A},~V_{GS} = 0~\text{V} \\ I_D &= 1~\text{mA},~V_{GS} = 0~\text{V} \end{split}$		Q1 Q2	30 30	_ _	-	V
$\Delta BV_{DSS}$ / $\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C $I_D$ = 10 mA, referenced to 25°C		Q1 Q2	-	27 21	- -	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V		Q1 Q2	-	_ _	1 500	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current, Forward	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V V <sub>GS</sub> = ±12 V, V <sub>DS</sub> = 0 V		Q1 Q2	-	_ _	100 100	nA
ON CHARA	CTERISTICS					-	•	
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$I_D = 250 \mu A, V_{GS} = 0$ $I_D = 1 \text{ mA}, V_{GS} = 0$		Q1 Q2	1.2 1.2	1.7 1.6	3.0 3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, referen I <sub>D</sub> = 1 mA, reference		Q1 Q2	-	-5 -3	_ _	mV/°C
R <sub>DS(on)</sub>	Static Drain to Source On Resistance	$\begin{split} &V_{GS} = 10 \text{ V, } I_D = 12 \text{ A} \\ &V_{GS} = 4.5 \text{ V, } I_D = 11 \text{ A} \\ &V_{GS} = 10 \text{ V, } I_D = 12 \text{ A, } T_J = 125^{\circ}\text{C} \\ &V_{GS} = 10 \text{ V, } I_D = 16 \text{ A} \\ &V_{GS} = 4.5 \text{ V, } I_D = 13.5 \text{ A} \\ &V_{GS} = 10 \text{ V, } I_D = 16 \text{ A, } T_J = 125^{\circ}\text{C} \end{split}$		Q1	- - -	6.7 8.8 9.2	9.0 11.0 12.4	mΩ
				Q2	-	4.7 5.3 6.4	6.4 7.5 6.8	
9FS	Forward Transconductance	V <sub>DD</sub> = 5 V, I <sub>D</sub> = 12 A V <sub>DD</sub> = 5 V, I <sub>D</sub> = 16 A		Q1 Q2	1 1	53 80	-	S
DYNAMIC (	CHARACTERISTICS							
C <sub>iss</sub>	Input Capacitance	Q1 $V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$ Q2 $V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		Q1 Q2	- -	848 1685	1130 2245	pF
C <sub>oss</sub>	Output Capacitance			Q1 Q2	- -	270 432	360 575	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			Q1 Q2	-	36 42	55 65	pF
$R_g$	Gate Resistance			Q1 Q2	0.1 0.1	1.1 1.0	2.5 2.5	Ω
SWITCHING	G CHARACTERISTICS	•						
t <sub>d(on)</sub>	Turn-On Delay Time	Q1 V <sub>DD</sub> = 15 V, I <sub>D</sub> = 12	A, R <sub>GEN</sub> = 6 Ω	Q1 Q2	- -	6 7	12 14	ns
t <sub>r</sub>	Rise Time	Q2 V <sub>DD</sub> = 15 V, I <sub>D</sub> = 16	A, R <sub>GEN</sub> = 6 Ω	Q1 Q2	-	2 3	10 10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			Q1 Q2	-	16 23	29 36	ns
t <sub>f</sub>	Fall Time			Q1 Q2	-	2 2	10 10	ns
Q <sub>g(TOT)</sub>	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V	Q1 V <sub>DD</sub> = 15 V, I <sub>D</sub> = 12 A	Q1 Q2	-	13 26	18 36	nC
		V <sub>GS</sub> = 0 V to 5 V	Q2 V <sub>DD</sub> = 15 V I <sub>D</sub> = 16 A	Q1 Q2	-	6.7 14	9.4 20	nC
Q <sub>gs</sub>	Gate to Source Charge	Q1 V <sub>DD</sub> = 15 V, I <sub>D</sub> = 12 A	•	Q1 Q2	-	2.3 3.9	- -	nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	Q2 V <sub>DD</sub> = 15 V I <sub>D</sub> = 16 A		Q1 Q2	- -	1.8 2.7	- -	nC

#### ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (continued)


Symbol	Parameter	Test Condition	Туре	Min	Тур	Max	Unit		
DRAIN-SOL	DRAIN-SOURCE DIODE CHARACTERISTICS								
V <sub>SD</sub>	Source-Drain Diode Forward Voltage	$\begin{aligned} &V_{GS} = 0 \text{ V, } I_S = 2 \text{ A (Note 2)} \\ &V_{GS} = 0 \text{ V, } I_S = 12 \text{ A (Note 2)} \\ &V_{GS} = 0 \text{ V, } I_S = 2 \text{ A (Note 2)} \\ &V_{GS} = 0 \text{ V, } I_S = 16 \text{ A (Note 2)} \end{aligned}$	Q1 Q1 Q2 Q2		0.72 0.82 0.70 0.82	1.2 1.2 1.2 1.2	V		
t <sub>rr</sub>	Reverse Recovery Time	Q1 I <sub>F</sub> = 12 A, di/dt = 100 A/μs	Q1 Q2	1 1	21 21	34 33	ns		
Q <sub>rr</sub>	Reverse Recovery Charge	Q2 I <sub>F</sub> = 16 A, di/dt = 300 A/μs	Q1 Q2	-	6 16	12 28	nC		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


1. R<sub>6,IA</sub> is determined with the device mounted on a 1in2 pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>6,IC</sub> is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.




a) 65°C/W when mounted a 1 in2 pad of 2 oz copp



b) 65°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



c) 155°C/W when mounted on a minimum pad of 2 oz copper.



d) 155°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%.
- Pulse Test: Pulse Width < 300 µs, Duty Cycle < 2.0%.</li>
   Q1: E<sub>AS</sub> of 21 mJ is based on starting T<sub>J</sub> = 25°C, L = 0.3 mH, I<sub>AS</sub> = 12 A, V<sub>DD</sub> = 27 V, V<sub>GS</sub> = 10 V. 100% test at L = 3 mH, I<sub>AS</sub> = 5.2 A. Q2: E<sub>AS</sub> of 21 mJ is based on starting T<sub>J</sub> = 25°C, L = 0.3 mH, I<sub>AS</sub> = 12 A, V<sub>DD</sub> = 27 V, V<sub>GS</sub> = 10 V. 100% test at L = 3 mH, I<sub>AS</sub> = 5.4 A.
   As an N-ch device, the negative V<sub>GS</sub> rating is for low duty cycle pulse occurrence only. No continuous rating is implied.

#### TYPICAL CHARACTERISTICS (Q1 N-CHANNEL)

(T<sub>J</sub> = 25°C unless otherwise noted)

**NORMALIZED** 




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On–Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

#### TYPICAL CHARACTERISTICS (Q1 N-CHANNEL) (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Forward Bias Safe Operating Area




Figure 11. Single Pulse Maximum Power Dissipation

#### TYPICAL CHARACTERISTICS (Q1 N-CHANNEL) (continued)

(T<sub>J</sub> = 25°C unless otherwise noted)




Figure 12. Junction-to-Ambient Transient Thermal Response Curve

#### TYPICAL CHARACTERISTICS (Q2 N-CHANNEL)

(T<sub>J</sub> = 25°C unless otherwise noted)

**NORMALIZED** 




Figure 13. On-Region Characteristics




Figure 14. Normalized On–Resistance vs Drain Current and Gate Voltage




Figure 15. Normalized On-Resistance vs Junction Temperature




Figure 16. On–Resistance vs Gate to Source Voltage




Figure 17. Transfer Characteristics




Figure 18. Source to Drain Diode Forward Voltage vs Source Current

#### TYPICAL CHARACTERISTICS (Q2 N-CHANNEL) (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 19. Gate Charge Characteristics




Figure 21. Unclamped Inductive Switching Capability





Figure 20. Capacitance vs Drain to Source Voltage



V<sub>DS</sub>, DRAIN to SOURCE VOLTAGE (V)

Figure 22. Forward Bias Safe Operating Area




Figure 23. Single Pulse Maximum Power Dissipation

#### TYPICAL CHARACTERISTICS (Q2 N-CHANNEL) (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 






Figure 24. Transient Thermal Response Curve


POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.


#### WDFN8 3x3, 0.65P CASE 511DG ISSUE A

**DATE 12 FEB 2019** 









For additional information on our Pb-Free strategy and soldering details, please download the DN Seniconductor Soldering and Mounting Techniques Reference Manual, SDLDERRN/D.

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSION 6 APPLIES TO PLATED TERMINALS AND IS MEASURED BETWEEN 0.15 AND 0.30MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN.	N□M.	MAX.	
Α	0.70	0.75	0.80	
A1	0.00		0.05	
A3	ĺ	0.20 REF	-	
ھ	0.30	0.35	0.40	
p2	1.65 REF			
D	2.90	3.00	3.10	
D2	2.45	2.50	2.55	
E	2.90	3.00	3.10	
E2	1.40	1.50	1.60	
e		0.65 BSC	;	
К	0.25			
K2	0.35 REF			
L	0.27	0.32	0.37	
L2	0.163 REF			

## GENERIC MARKING DIAGRAM\*



XXXX = Specific Device Code A = Assembly Location

Y = Year WW = Work Week ■ = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13623G	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	WDFN8 3x3, 0.65P		PAGE 1 OF 1		

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales