

## 4-CHANNEL 8:16 MULTIPLEXER/DEMULTIPLEXER PCI EXPRESS SWITCH


Check for Samples: [TS2PCIE412](#)

### FEATURES

- Compatible With PCI Express (PCIe) Standard
- Wide Bandwidth of over 3 Gbps
- Low Crosstalk ( $X_{TALK} = -32$  dB Typ at 1.25 GHz)
- $O_{IRR} = -36.3$  dB Typical at 1.25 GHz
- Low Bit-to-Bit Skew ( $t_{sk(O)} = 0.06$  ns Typical)
- $V_{DD}$  Operating Range: 1.5 V to 2 V
- $I_{off}$  Supports Partial Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)

### APPLICATIONS

- PCIe Bus Multiplexing and Expansion
- Routing PCI Express Data and/or Display Port Signals
- Notebook PCs
- Desktop PCs
- Servers/Storage Area Networks



If the exposed center pad is used, it must be connected to ground.

### DESCRIPTION/ ORDERING INFORMATION

The TS2PCIE412 is a 4-channel PCIe 2:1 multiplexer/demultiplexer switch that can be used to route one PCIe data lane between two possible destinations or two PCIe data lanes to one destination. Each channel consists of differential pairs of receive (RX) and transmit (TX) signals and operates at a signal-processing bandwidth speed, which supports the PCIe standard of 2.5 Gbps. The device is controlled with one select input (SEL) pin, where SEL controls the data path of the multiplexer/demultiplexer and can be connected to any GPIO in the system. The unselected channel is set in a high-impedance state.

#### ORDERING INFORMATION

$T_A$	PACKAGE <sup>(1)</sup> (2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	QFN – RUA Tape and reel	TS2PCIE412RUAR	SH412

- (1) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at [www.ti.com](http://www.ti.com).




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

**FUNCTION TABLE**

SEL	FUNCTION
L	$A_n$ to ${}_nB_1$
H	$A_n$ to ${}_nB_2$

**FUNCTIONAL DIAGRAM**



**TERMINAL FUNCTIONS**

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
$A_n$	2, 3, 6, 7, 11, 12, 15, 16	I/O	Data I/Os
${}_nB_m$	22–29, 31–38	I/O	Data I/Os
SEL	9	I	Select input
$V_{DD}$	5, 8, 13, 18, 20, 30, 40, 42	–	Power supply
GND	1, 4, 10, 14, 17, 19, 21, 39, 41, Exposed center pad	–	Ground

## ABSOLUTE MAXIMUM RATINGS<sup>(1) (2)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{DD}$	Supply voltage range	-0.5	2.5	V
$V_{IN}$	Control input voltage range <sup>(2) (3)</sup>	-0.5	2.5	V
$V_{I/O}$	Switch I/O voltage range <sup>(2) (3) (4)</sup>	-0.5	2.5	V
$I_{IK}$	Control input clamp current		$V_{IN} < GND$	-50 mA
$I_{I/OK}$	I/O port clamp current		$V_{I/O} < GND$	-50 mA
$I_{I/O}$	ON-state switch current <sup>(5)</sup>		100	mA
$I_{DD}$	Continuous current through $V_{DD}$		100	mA
$I_{GND}$	Continuous current through GND		-100	mA
$T_{stg}$	Storage temperature range.	-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to GND unless otherwise specified.
- (3) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (4)  $V_I$  and  $V_O$  are used to denote specific conditions for  $V_{I/O}$ .
- (5)  $I_I$  and  $I_O$  are used to denote specific conditions for  $I_{I/O}$ .

## PACKAGE THERMAL IMPEDANCE

over operating free-air temperature range (unless otherwise noted)

			UNIT
$\theta_{JA}$	Package thermal impedance <sup>(1)</sup>	RUA package	51.2 °C/W

- (1) The package thermal impedance is calculated in accordance with JESD 51-7.

## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
$V_{DD}$	Supply voltage	1.5	1.8	2	V
$V_{IH}$	High-level control input voltage (SEL)	$0.65 \times V_{DD}$			V
$V_{IL}$	Low-level control input voltage (SEL)	$0.35 \times V_{DD}$			V
$V_{IO}$	Switch input/output voltage	0		$V_{DD}$	V
$T_A$	Operating free air temperature	0		85	°C

**ELECTRICAL CHARACTERISTICS FOR 1.8-V SUPPLY<sup>(1)</sup>**
 $V_{DD} = 1.5 \text{ V to } 2.0 \text{ V}$ ,  $T_A = -40^\circ\text{C to } 85^\circ\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(2)</sup>	MAX	UNIT
$V_{IK}$	SEL	$V_{DD} = 2.0 \text{ V}$ ,	$I_{IN} = -18 \text{ mA}$		-0.7	-1.3	V
$I_{IH}$	SEL	$V_{DD} = 2.0 \text{ V}$ ,	$V_{IN} = V_{DD}$			$\pm 1$	$\mu\text{A}$
$I_{IL}$	SEL	$V_{DD} = 2.0 \text{ V}$ ,	$V_{IN} = \text{GND}$			$\pm 1$	$\mu\text{A}$
$I_{off}$		$V_{DD} = 0$ ,	$V_O = 0 \text{ to } 2 \text{ V}$ ,	$V_I = 0$		1	$\mu\text{A}$
$I_{CC}$		$V_{DD} = 2.0 \text{ V}$ ,	$I_{I/O} = 0$ ,	Switch ON or OFF	200	400	$\mu\text{A}$
$C_{IN}$	SEL	$f = 10 \text{ MHz}$ , $V_{IN} = 0 \text{ V}$			1		pF
$C_{OFF}$	B port	$V_I = 0 \text{ V}$ , $f = 10 \text{ MHz}$ ,	Outputs open,	Switch OFF	1.5	1.5	pF
$C_{ON}$		$V_I = 0 \text{ V}$ , $f = 10 \text{ MHz}$ ,	Outputs open,	Switch ON	4.5	4.5	pF
$r_{ON}$		$V_{DD} = 1.8 \text{ V}$ ,	$\text{GND} \leq V_I \leq V_{DD}$ ,	$I_O = -40 \text{ mA}$	12	18	$\Omega$
$r_{ON(\text{flat})}$ (3)		$V_{DD} = 1.8 \text{ V}$ ,	$V_I = 1.65 \text{ to } 1.8 \text{ V}$ ,	$I_O = -40 \text{ mA}$	0.5		$\Omega$
$\Delta r_{ON}$ (4)		$V_{DD} = 1.8 \text{ V}$ ,	$\text{GND} \leq V_I \leq V_{DD}$ ,	$I_O = -40 \text{ mA}$	0.2	0.8	$\Omega$
<b>Dynamic</b>							
$X_{TALK}$	$R_L = 100 \Omega$ , $f = 10 \text{ MHz}$		See Figure 9		-81		dB
	$R_L = 100 \Omega$ , $f = 1.25 \text{ GHz}$				-32		
$O_{IRR}$	$R_L = 100 \Omega$ , $f = 10 \text{ MHz}$		See Figure 10		-74		dB
	$R_L = 100 \Omega$ , $f = 1.25 \text{ GHz}$				-36		
BW		$R_L = 50 \Omega$ ,	See Figure 8		2.1		GHz
Max data rate		$R_L = 50 \Omega$ ,	See Figure 8		4.2		Gbps

- (1)  $V_I$ ,  $V_O$ ,  $I_I$ , and  $I_O$  refer to I/O pins.  $V_{IN}$  refers to the control inputs.  
(2) All typical values are at  $V_{DD} = 1.8 \text{ V}$  (unless otherwise noted),  $T_A = 25^\circ\text{C}$ .  
(3)  $r_{ON(\text{flat})}$  is the difference of  $r_{ON}$  in a given channel at specific voltages.  
(4)  $\Delta r_{ON}$  is the difference of  $r_{ON}$  from center ports to any other port.

**SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range,  $V_{DD} = 1.5 \text{ V to } 2.0 \text{ V}$ ,  $R_L = 200 \Omega$ ,  $C_L = 10 \text{ pF}$   
(unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$t_{pd}$ (2) (3)	$A_n$ or $nB_n$	$nB_n$ or $A_n$		0.28		ns
$t_{PZH}$ , $t_{PZL}$	SEL	$A_n$ or $nB_n$		7.8	9	ns
$t_{PHZ}$ , $t_{PLZ}$	SEL	$A_n$ or $nB_n$		2.5	4	ns
$t_{sk(O)}$ (4)	$A_n$ or $nB_n$	$nB_n$ or $A_n$		0.06	0.1	ns
$t_{sk(p)}$ (5) (6)				0.06	0.1	ns

- (1) All typical values are at  $V_{DD} = 1.8 \text{ V}$  (unless otherwise noted)  $T_A = 25^\circ\text{C}$ .  
(2) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).  
(3) See Figure 6  
(4) Output skew between center port to any other port  
(5) Skew between opposite transitions of the same output in a given device  $t_{PHL} - t_{PLH}$   
(6) See Figure 7

TYPICAL PERFORMANCE




Figure 1. Frequency Response (Insertion Loss)




Figure 2. OFF Isolation vs Frequency

**TYPICAL PERFORMANCE (continued)**




Figure 3. Crosstalk vs Frequency

**Eye Diagrams**

10-inch trace board for real implementation,  $V_{DD} = 1.8\text{ V}$ ,  $f = 1.25\text{ GHz}$ , transitional signal and non-transitional signal eye from Tektronix TDS6154C and Tektronix RT-Eye = software




Figure 4. Transitional Signal Eye for TS2PCIE412 Using a 10-inch Trace

### TYPICAL PERFORMANCE (continued)

10-inch trace board for real implementation,  $V_{DD} = 1.8\text{ V}$ ,  $f = 1.25\text{ GHz}$ , transitional signal and non-transitional signal eye from Tektronix TDS6154C and Tektronix RT-Eye = software






Figure 5. Transitional Signal Eye (Left) and Non-Transitional Signal Eye (Right) for TS2PCIE412 Using a 10-inch Trace

**PARAMETER MEASUREMENT INFORMATION  
(Enable and Disable Times)**



TEST	V <sub>DD</sub>	S1	R <sub>L</sub>	V <sub>I</sub>	C <sub>L</sub>	V <sub>Δ</sub>
t <sub>PLZ</sub> /t <sub>PZL</sub>	1.5 V to 2 V	2 × V <sub>DD</sub>	200 Ω	GND	10 pF	0.15 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	1.5 V to 2 V	GND	200 Ω	V <sub>DD</sub>	10 pF	0.15 V




**VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES**


- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> ≤ 2.5 ns, t<sub>f</sub> ≤ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.

**Figure 6. Test Circuit and Voltage Waveforms**


PARAMETER MEASUREMENT INFORMATION (Skew)



TEST	V <sub>DD</sub>	S1	R <sub>L</sub>	V <sub>SEL</sub>	C <sub>L</sub>
t <sub>sk(o)</sub>	1.5 V to 2 V	Open	200 Ω	V <sub>DD</sub> or GND	10 pF
t <sub>sk(p)</sub>	1.5 V to 2 V	Open	200 Ω	V <sub>DD</sub> or GND	10 pF



VOLTAGE WAVEFORMS OUTPUT SKEW [t<sub>sk(o)</sub>]




VOLTAGE WAVEFORMS PULSE SKEW [t<sub>sk(p)</sub>]

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> ≤ 2.5 ns, t<sub>f</sub> ≤ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 7. Test Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION



**Figure 8. Test Circuit for Frequency Response (BW)**

Frequency response is measured at the output of the ON channel. For example, when  $V_{SEL} = 0\text{ V}$  and  $A_0$  is the input, the output is measured at  $0B_1$ . All unused analog I/O ports are left open.

### HP8753ES Setup

Average = 4  
 RBW = 3 kHz  
 $V_{BIAS} = 0.35\text{ V}$   
 ST = 2 s  
 P1 = 0 dBm

PARAMETER MEASUREMENT INFORMATION (continued)





Figure 9. Test Circuit for Crosstalk ( $X_{TALK}$ )

Crosstalk is measured at the input of the nonadjacent ON channel. For example, when  $V_{SEL} = 0$  V and  $A_1$  is the input, the output is measured at  $A_3$ . All unused analog input (A) ports are connected to GND, and output (B) ports are connected to GND through 50- $\Omega$  pulldown resistors.

**HP8753ES Setup**

Average = 4  
 RBW = 3 kHz  
 $V_{BIAS} = 0.35$  V  
 ST = 2 s  
 P1 = 0 dBm

### PARAMETER MEASUREMENT INFORMATION (continued)



**Figure 10. Test Circuit for Off Isolation ( $O_{IRR}$ )**

OFF isolation is measured at the output of the OFF channel. For example, when  $V_{SEL} = 0$  V and  $A_1$  is the input, the output is measured at  $1B_2$ . All unused analog input (A) ports are left open, and output (B) ports are connected to GND through 50- $\Omega$  pull-down resistors.

#### HP8753ES Setup

Average = 4  
 RBW = 3 kHz  
 $V_{BIAS} = 0.35$  V  
 ST = 2 s  
 P1 = 0 dBm

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TS2PCIE412RUAR	ACTIVE	WQFN	RUA	42	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SH412	<b>Samples</b>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION




### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS2PCIE412RUAR	WQFN	RUA	42	3000	330.0	24.4	3.9	9.4	1.0	8.0	24.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS2PCIE412RUAR	WQFN	RUA	42	3000	346.0	346.0	35.0

## GENERIC PACKAGE VIEW


**RUA 42**

**WQFN - 0.8 mm max height**


9 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4226504/A



4219139/A 03/2020

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


RUA0042A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4219139/A 03/2020

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RUA0042A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 MM THICK STENCIL  
SCALE: 12X

EXPOSED PAD 43  
69% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4219139/A 03/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2021, Texas Instruments Incorporated