

General Description

The MAX5975_ current-mode PWM controllers contain all the control circuitry required for the design of wide-input-voltage forward and flyback power supplies in Power-over-Ethernet (PoE) IEEE® 802.3af/at powered devices. The MAX5975A is well-suited for universal input (rectified 85V AC to 265V AC) or telecom (-36V DC to -72V DC) power supplies. The MAX5975B is available for low-voltage supplies (12V to 24V) such as wall adapters.

The devices are suitable for both isolated and nonisolated designs. Because the devices have an internal error amplifier with a 1% accurate reference, they can be used in nonisolated power supplies without the need for an external shunt regulator.

An enable input (EN) is used to shut down the devices. Programmable soft-start eliminates output voltage overshoot. The MAX5975A has an internal bootstrap UVLO with large hysteresis that requires 20V for startup, while the MAX5975B requires 10V for startup.

The switching frequency for the ICs is programmable from 100kHz to 600kHz with an external resistor. For EMI-sensitive design, use the programmable frequency dithering feature for low-EMI spread-spectrum operation. The duty cycle is also programmable up to the 80% maximum duty-cycle limit. These devices are available in 16-lead TQFN packages and are rated for operation over the -40°C to +85°C temperature range.

_Applications

PoE IEEE 802.3af/at Powered Devices Flyback/Forward DC-DC Converters

IP Phones

Wireless Access Nodes

Security Cameras

Power Devices in PoE/Power-over-MDI

Features

- Peak Current-Mode Control, Forward/Flyback PWM Controllers
- ♦ Internal 1% Error Amplifier
- ♦ 100kHz to 600kHz Programmable ±8% Switching Frequency
- Switching Frequency Synchronization Up to 1.2MHz
- Programmable Frequency Dithering for Low-EMI Spread-Spectrum Operation
- ♦ PWM Soft-Start, Current Slope Compensation
- ♦ Programmable Feed-Forward Maximum Duty-Cycle Clamp, 80% Maximum Limit
- ♦ Frequency Foldback for High-Efficiency Light-Load Operation
- ♦ Internal Bootstrap UVLO with Large Hysteresis
- ♦ 100µA (typ) Startup Supply Current
- ♦ Fast Cycle-by-Cycle Peak Current-Limit, 35ns Typical Propagation Delay
- ♦ 115ns Current-Sense Internal Leading-Edge Blanking
- ♦ Output Short-Circuit Protection with Hiccup Mode
- ♦ 3mm x 3mm, Lead-Free, 16-Pin TQFN

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	TOP MARK	UVLO THRESHOLD (V)
MAX5975AETE+	-40°C to +85°C	16 TQFN-EP*	+AIC	20
MAX5975BETE+	-40°C to +85°C	16 TQFN-EP*	+AID	10

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

IEEE is a registered service mark of the Institute of Electrical and Electronics Engineers, Inc.

Maxim Integrated Products 1

^{*}EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

IN to GND	0.3V to +26V
EN, NDRV to GND	0.3V to $(V_{IN} + 0.3V)$
RT, FFB, COMP, SS, DCLMP, DITH	ER/SYNC
to GND	0.3V to +6V
FB to GND	0.3V to +6V
CS, CSSC to GND	0.8V to +6V
PGND to GND	0.3V to +0.3V
Maximum Input/Output Current (cor	ntinuous)
NDRV	100mA
NDRV (pulsed for less than 100ns	s)±1A

Continuous Power Dissipation (T _A = +70°C) 16-Pin TQFN (derate 20.8mW/°C above +70°C)	'
,	,
Junction-to-Case Thermal Resistance (θ _{JC}) (16-Pin TQFN	,
Junction-to-Ambient Thermal Resistance (θυ	A) (Note 1)
16-Pin TQFN	+48°C/W
Operating Temperature Range	40°C to +85°C
Maximum Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{IN}=12V)$ (for MAX5975A, bring V_{IN} up to 21V for startup), $V_{CS}=V_{CSSC}=V_{DITHER/SYNC}=V_{FB}=V_{FFB}=V_{DCLMP}=V_{GND}$, $V_{EN}=+2V$, $V_{$

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS
UNDERVOLTAGE LOCKOUT/ST	ARTUP (IN)						
Pootstrap IIVI O Wakaup Laval	Vivio	Vivirioina	MAX5975A	19.1	19.8	20.4	V
Bootstrap UVLO Wakeup Level	Vinuvr	V _{IN} rising	MAX5975B	9.4	9.8	10.25]
Bootstrap UVLO Shutdown Level	VINUVF	V _{IN} falling		6.65	7	7.35	V
IN Supply Current in Undervoltage Lockout	ISTART	V _{IN} = +18V (for MAX V _{IN} = +9V (for MAX5 when in bootstrap U	597BA),		100	150	μA
IN Supply Current After Startup	IC	V _{IN} = +12V			1.8	3	mA
ENABLE (EN)							
Enable Threshold	VENR	V _{EN} rising		1.17	1.215	1.26	V
Lilable Tillesiloid	VENF	VEN falling		1.09	1.14	1.19	V
Input Current	I _{EN}					1	μΑ
OSCILLATOR (RT)							
RT Bias Voltage	V _{RT}				1.23		V
NDRV Switching Frequency Range	fsw			100		600	kHz
NDRV Switching Frequency Accuracy				-8		+8	%
Maximum Duty Cycle	DMAX	fsw = 250kHz		81	82.5	84	%

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN} = 12V \text{ (for MAX5975A, bring V}_{IN} \text{ up to 21V for startup)}, V_{CS} = V_{CSSC} = V_{DITHER/SYNC} = V_{FB} = V_{FFB} = V_{DCLMP} = V_{GND}, V_{EN} = +2V, NDRV = SS = COMP = unconnected, R_{RT} = 34.8k\Omega, C_{IN} = 1\mu\text{F}, T_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_{A} = +25^{\circ}\text{C}.) (Note 2)$

PARAMETER	SYMBOL	CONDIT	IONS	MIN	TYP	MAX	UNITS
SYNCHRONIZATION (SYNC)							
Synchronization Logic-High Input	VIH-SYNC			2.91			V
Synchronization Pulse Width					50		ns
Synchronization Frequency Range	fsyncin			1.1 x fsw		2 x fsw	kHz
Maximum Duty Cycle During Synchronization				DN	MAX X fsyr fsw	NC/	%
DITHERING RAMP GENERATOR	R (DITHER)						•
Charging Current		V _{DITHER} = 0V		45	50	55	μΑ
Discharging Current		V _{DITHER} = 2.2V		43	50	57	μΑ
Ramp's High Trip Point					2		V
Ramp's Low Trip Point					0.4		V
SOFT-START AND RESTART (S	S)						•
Charging Current	Iss-ch			9.5	10	10.5	μΑ
	Iss-D	Vss = 2V, normal shu	ıtdown	0.65	1.34	2	mA
Discharging Current	ISS-DH	(VEN < VENF or VIN < VSS = 2V, hiccup mo trestart (Note 3)		1.6	2	2.4	μΑ
Discharge Threshold to Disable Hiccup and Restart	Vss-dth				0.15		V
Minimum Restart Time During Hiccup Mode	trstrt-min				1024		Clock Cycles
Normal Operating High Voltage	Vss-HI				5	,	V
Duty-Cycle Control Range	VSS-DMAX	DMAX (typ) = (VSS-DN	MAX/2.43V)	0		2	V
DUTY-CYCLE CLAMP (DCLMP)							
DCLMP Input Current	IDCLMP	VDCLMP = 0 to 5V		-100	0	+100	nA
			VDCLMP = 0.5V	75	77.3	79.5	
Duty-Cycle Control Range	VDCLMP-R	D _{MAX} (typ) =	VDCLMP = 1V	56	58	60	%
		1 - (VDCLMP/2.43V)	VDCLMP = 2V	17	18.6	20.5	
NDRV DRIVER							
Pulldown Impedance	RNDRV-N	INDRV (sinking) = 100)mA		1.9	3.4	Ω
Pullup Impedance	RNDRV-P	INDRV (sourcing) = 5	OmA		4.7	8.3	Ω
Peak Sink Current					1		А
Peak Source Current					0.65		А
Fall Time	tndrv-f	CNDRV = 1nF			14		ns
Rise Time	tndrv-r	C _{NDRV} = 1nF			27		ns

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN}=12V \text{ (for MAX5975A, bring } V_{IN} \text{ up to } 21V \text{ for startup)}, V_{CS}=V_{CSSC}=V_{DITHER/SYNC}=V_{FB}=V_{FFB}=V_{DCLMP}=V_{GND}, V_{EN}=+2V, NDRV=SS=COMP=unconnected, R_{RT}=34.8k\Omega, C_{IN}=1\mu\text{F}, T_{A}=-40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, unless otherwise noted. Typical values are at T_{A}=+25^{\circ}\text{C}.) (Note 2)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CURRENT-LIMIT COMPARATO	RS (CS)					l.
Cycle-by-Cycle Peak Current-Limit Threshold	VCS-PEAK		375	393	410	mV
Number of Consecutive Peak Current-Limit Events to Hiccup	NHICCUP			8		Events
Current-Sense Leading-Edge Blanking Time	tcs-blank	From NDRV rising edge		115		ns
Propagation Delay from Comparator Input to NDRV	tPDCS	From CS rising (10mV overdrive) to NDRV falling (excluding leading-edge blanking)		35		ns
Minimum On-Time	ton-min		100	150	200	ns
SLOPE COMPENSATION (CSS)	C)					
Slope Compensation Current Ramp Height		Current ramp's peak added to CSSC input per switching cycle	47	52	58	μА
PWM COMPARATOR						
Comparator Offset Voltage	VPWM-OS	VCOMP - VCSSC	1.35	1.7	2	V
Current-Sense Gain	Acs-PWM	ΔVCOMP/ΔVCSSC (Note 4)	3.1	3.33	3.6	V/V
Current-Sense Leading-Edge Blanking Time	tCSSC-BLANK	From NDRV rising edge		115		ns
Comparator Propagation Delay	tpwm	Change in V _{CSSC} = 10mV (including internal leading-edge blanking)		150		ns
ERROR AMPLIFIER		,				
FB Reference Voltage	V _{REF}	VFB when ICOMP = 0, VCOMP = 2.5V	1.202	1.215	1.227	V
FB Input Bias Current	IFB	V _{FB} = 0 to 1.75V	-500		+100	nA
Voltage Gain	AEAMP			80		dB
Transconductance	дм		1.8	2.66	3.5	mS
Transconductance Bandwidth	BW	Open loop (typical gain = 1) -3dB frequency		30		MHz
Source Current		V _{FB} = 1V, V _{COMP} = 2.5V	300	375	455	μΑ
Sink Current		V _{FB} = 1.75V, V _{COMP} = 1V	300	375	455	μΑ
FREQUENCY FOLDBACK (FFB)					
VCSAVG-to-FFB Comparator Gain				10		V/V
FFB Bias Current	IFFB	VFFB = 0V, VCS = 0V (not in FFB mode)	26	30	33	μА
NDRV Switching Frequency During Foldback	fsw-FB			f _{SW} /2		kHz


Note 2: The devices are 100% production tested at TA = +25°C. Limits over temperature are guaranteed by design.

Note 3: See the Output Short-Circuit Protection with Hiccup Mode section.

Note 4: The parameter is measured at the trip point of latch with VFB = 0V. Gain is defined as $\Delta V_{COMP}/\Delta V_{CSSC}$ for 0.15V < ΔV_{CSSC} < 0.25V.


Typical Operating Characteristics

 $(V_{IN} = 12V \text{ (for MAX5975A, bring V}_{IN} \text{ up to 21V for startup)}, V_{CS} = V_{CSSC} = V_{DITHER/SYNC} = V_{FB} = V_{FFB} = V_{DCLMP} = V_{GND}, V_{EN} = +2V, NDRV = SS = COMP = unconnected, R_{RT} = 34.8k\Omega, unless otherwise noted.)$




Typical Operating Characteristics (continued)

 $(VIN = 12V \text{ (for MAX5975A, bring VIN up to 21V for startup)}, VCS = VCSSC = VDITHER/SYNC = VFB = VFFB = VDCLMP = VGND, VEN = +2V, NDRV = SS = COMP = unconnected, RRT = 34.8k<math>\Omega$, unless otherwise noted.)



Typical Operating Characteristics (continued)

 $(V_{IN} = 12V \text{ (for MAX5975A, bring V}_{IN} \text{ up to 21V for startup)}, V_{CS} = V_{CSSC} = V_{DITHER/SYNC} = V_{FB} = V_{FFB} = V_{DCLMP} = V_{GND}, V_{EN} = +2V, NDRV = SS = COMP = unconnected, R_{RT} = 34.8k\Omega, unless otherwise noted.)$



5

2.56 2.58 2.60 2.62 2.64 2.66 2.68 2.70 2.72 2.74 2.76

TRANSCONDUCTANCE (mS)

2.2

2.1

-15

10

TEMPERATURE (°C)


35


60


85


Typical Operating Characteristics (continued)


 $(V_{IN} = 12V \text{ (for MAX5975A, bring V}_{IN} \text{ up to 21V for startup)}, V_{CS} = V_{CSSC} = V_{DITHER/SYNC} = V_{FB} = V_{FEB} = V_{DCLMP} = V_{GND}, V_{EN} = +2V, NDRV = SS = COMP = unconnected, R_{RT} = 34.8k\Omega, unless otherwise noted.)$
























Pin Configuration




Pin Description

PIN	NAME	FUNCTION
1, 12	N.C.	No Connection. Not internally connected.
2	DITHER/ SYNC	Frequency Dithering Programming or Synchronization Connection. For spread-spectrum frequency operation, connect a capacitor from DITHER to GND, and a resistor from DITHER to RT. To synchronize the internal oscillator to the externally applied frequency, connect DITHER/SYNC to the synchronization pulse.
3	RT	Switching Frequency Programming Resistor Connection. Connect resistor R _{RT} from RT to GND to set the PWM switching frequency. See the <i>Oscillator/Switching Frequency</i> section to calculate the resistor value for the desired oscillator frequency.
4	FFB	Frequency Foldback Threshold Programming Input. Connect a resistor from FFB to GND to set the output average current threshold below which the converter folds back the switching frequency to 1/2 of its original value. Connect to GND to disable frequency foldback.
5	COMP Transconductance Amplifier Output and PWM Comparator Input. COMP is level st connected to the inverting input of the PWM comparator.	

Pin Description (continued)

PIN	NAME	FUNCTION
6	FB	Transconductance Amplifier Inverting Input
7	GND	Signal Ground
8	CSSC	Current Sense with Slope Compensation Input. A resistor connected from CSSC to CS programs the amount of slope compensation. See the <i>Programmable Slope Compensation</i> section.
9	CS	Current-Sense Input. Current-sense connection for average current sense and cycle-by-cycle current limit. Peak current-limit trip voltage is 400mV.
10	PGND	Power Ground. PGND is the return path for gate-driver switching currents.
11	NDRV	External Switching nMOS Gate-Driver Output
13	IN	Converter Supply Input. IN has wide UVLO hysteresis, enabling the design of efficient power supplies. When the enable input EN is used to program a UVLO level for the power source, connect a zener diode between IN and PGND to ensure that VIN is always clamped below its absolute maximum rating of 26V.
14	EN	Enable Input. The gate drivers are disabled and the device is in a low-power UVLO mode, when the voltage on EN is below V _{ENF} . When the voltage on EN is above V _{ENF} , the device checks for other enable conditions. See the <i>Enable Input</i> section for more information about interfacing to EN.
15	DCLMP	Feed-Forward Maximum Duty-Cycle Clamp Programming Input. Connect a resistor-divider between the input supply voltage DCLMP and GND. The voltage at DCLMP sets the maximum duty cycle (DMAX) of the converter inversely proportional to the input supply voltage, so that the MOSFET remains protected during line transients.
16	SS	Soft-Start Programming Capacitor Connection. Connect a capacitor from SS to GND to program the soft-start period. This capacitor also determines hiccup mode current-limit restart time. A resistor from SS to GND can also be used to set the DMAX below 75%.
_	EP	Exposed Pad. Internally connected to GND. Connect to a large ground plane to maximize thermal performance. Not intended as an electrical connection point.

Block Diagram



Detailed Description

The MAX5975_ is optimized for controlling a 25W to 50W forward/flyback converter in continuous-conduction mode. The power MOSFET gate driver (NDRV) is sized to optimize efficiency for 25W design. The feature-rich devices are ideal for PoE IEEE 802.3af/at-powered devices.

The MAX5975A offers a bootstrap UVLO wakeup level of 20V with a wide hysteresis of 13V. The low startup and operating currents allow the use of a smaller storage capacitor at the input without compromising startup and hold times. The device is well-suited for universal input (rectified 85V AC to 265V AC) or telecom (-36V DC to -72V DC) power supplies.

The MAX5975B has a UVLO rising threshold of 10V and is well-suited for low-input voltage (12V DC to 24V DC) power sources such as wall adapters.

Power supplies designed with the MAX5975A use a high-value startup resistor, R_{IN}, that charges a reservoir capacitor, C_{IN} (see the *Typical Applications Circuits*). During this initial period, while the voltage is less than the internal bootstrap UVLO threshold, the device typically consumes only 100µA of quiescent current. This low startup current and the large bootstrap UVLO hysteresis help to minimize the power dissipation across R_{IN} even at the high end of the universal AC input voltage (265V AC).

Feed-forward maximum duty-cycle clamping detects changes in line conditions and adjusts the maximum duty cycle accordingly to eliminate the clamp voltage's (i.e., the main power FET's drain voltage) dependence on the input voltage.

For EMI-sensitive applications, the programmable frequency dithering feature allows up to $\pm 10\%$ variation in the switching frequency. This spread-spectrum modulation technique spreads the energy of switching harmonics over a wider band while reducing their peaks, helping to meet stringent EMI goals.

The devices include a cycle-by-cycle current limit that turns off the driver whenever the internally set threshold of 400mV is exceeded. Eight consecutive occurrences of current-limit event trigger hiccup mode, which protects external components by halting switching for a period of time (transfer) and allowing the overload current to dissipate in the load and body diode of the synchronous rectifier before soft-start is reattempted.

Current-Mode Control Loop

The advantages of current-mode control over voltagemode control are twofold. First, there is the feed-forward characteristic brought on by the controller's ability to adjust for variations in the input voltage on a cycle-by-cycle basis. Secondly, the stability requirements of the current-mode controller are reduced to that of a single-pole system, unlike the double pole in voltage-mode control.

The devices use a current-mode control loop where the scaled output of the error amplifier (COMP) is compared to a slope-compensated current-sense signal at CSSC.

Enable Input

The enable input EN is used to enable or disable the device. Connect EN to IN for always enabled applications. Connecting EN to ground disables the device and reduces current consumption to 100μ A.

The enable input has an accurate threshold of 1.26V (max). For applications that require a UVLO on the power source, connect a resistive divider from the power source to EN to GND as shown in Figure 1. A zener diode between IN and PGND is required to prevent IN from exceeding its absolute maximum rating of 26V when the device is disabled. The zener diode should be inactive below the maximum UVLO rising threshold voltage VINUVR(MAX) (21V for the MAX5975A and 10.5V for the MAX5975B). Design the resistive divider by first selecting the value of REN1 to be on the order of 100k Ω . Then calculate REN2 as follows:

$$R_{EN2} = R_{EN1} \frac{V_{EN(MAX)}}{V_{S(UVLO)} - V_{EN(MAX)}}$$

where VEN(MAX) is the maximum enable threshold voltage and is equal to 1.26V and VS(UVLO) is the desired UVLO threshold for the power source, below which the devices are disabled.

In the case where EN is externally controlled and UVLO for the power source is unnecessary, connect EN to IN and an open-drain or open-collector output as shown in Figure 2. The digital output connected to EN should be capable of withstanding IN's absolute maximum voltage of 26V.

Bootstrap Undervoltage Lockout

The device has an internal bootstrap UVLO that is very useful when designing high-voltage power supplies (see the *Block Diagram*). This allows the device to bootstrap itself during initial power-up. The MAX5975A soft-starts when VIN exceeds the bootstrap UVLO threshold of VINUVR (20V typ).




Figure 1. Programmable UVLO for the Power Source




Figure 2. External Control of the Enable Input

Because the MAX5975B is designed for use with low-voltage power sources such as wall adapters outputting 12V to 24V, it has a lower UVLO wakeup threshold of 10V.

Startup Operation

The device starts up when the voltage at IN exceeds 20V (MAX5975A) or 10V (MAX5975B) and the enable input voltage is greater than 1.26V.

During normal operation, the voltage at IN is normally derived from a tertiary winding of the transformer. However, at startup there is no energy being delivered through the transformer; hence, a special bootstrap sequence is required. In the Typical Applications Circuits, CIN charges through the startup resistor, RIN, to an intermediate voltage. Only 100µA of the current supplied through RIN is used by the ICs, the remaining input current charges CIN until VIN reaches the bootstrap UVLO wakeup level. Once VIN exceeds this level, NDRV begins switching the n-channel MOSFET and transfers energy to the secondary and tertiary outputs. If the voltage on the tertiary output builds to higher than 7V (the bootstrap UVLO shutdown level), then startup has been accomplished and sustained operation commences. If VIN drops below 7V before startup is complete, the device goes back to low-current UVLO. In this case, increase the value of CIN to store enough energy to allow the voltage at the tertiary winding to build up.

Soft-Start

A capacitor from SS to GND, Css, programs the softstart time. Vss controls the oscillator duty cycle during startup to provide a slow and smooth increase of the duty cycle to its steady-state value. Calculate the value of Css as follows:

$$C_{SS} = \frac{I_{SS-CH} \times t_{SS}}{2V}$$

where ISS-CH (10µA typ) is the current charging CSS during soft-start and tSS is the programmed soft-start time.

A resistor can also be added from the SS pin to GND to clamp Vss < 2V and, hence, program the maximum duty cycle to be less than 80% (see the *Duty-Cycle Clamping* section).

n-Channel MOSFET Gate Driver

The NDRV output drives an external n-channel MOSFET. NDRV can source/sink in excess of 650mA/1000mA peak current; therefore, select a MOSFET that yields acceptable conduction and switching losses. The external MOSFET used must be able to withstand the maximum clamp voltage.

Oscillator/Switching Frequency

The ICs' switching frequency is programmable between 100kHz and 600kHz with a resistor RRT connected between RT and GND. Use the following formula to determine the appropriate value of RRT needed to generate the desired output-switching frequency (fSW):

$$R_{RT} = \frac{8.7 \times 10^9}{f_{SW}}$$

where fsw is the desired switching frequency.

Peak Current Limit

The current-sense resistor (RCS in the *Typical Application Circuits*), connected between the source of the n-channel MOSFET and PGND, sets the current limit. The current-limit comparator has a voltage trip level (VCS-PEAK) of 400mV. Use the following equation to calculate the value of RCS:

$$R_{CS} = \frac{400mV}{I_{PRI}}$$

where IPRI is the peak current in the primary side of the transformer, which also flows through the MOSFET. When the voltage produced by this current (through the current-sense resistor) exceeds the current-limit comparator threshold, the MOSFET driver (NDRV) terminates the current on-cycle, within 35ns (typ).

The devices implement 115ns of leading-edge blanking to ignore leading-edge current spikes. These spikes are caused by reflected secondary currents, current-discharging capacitance at the FET's drain, and gate-charging current. Use a small RC network for additional filtering of the leading-edge spike on the sense waveform when needed. Set the corner frequency between 10MHz and 20MHz.

After the leading-edge blanking time, the device monitors VCS for any breaches of the peak current limit of 400mV. The duty cycle is terminated immediately when VCS exceeds 400mV.

Output Short-Circuit Protection with Hiccup Mode

When the device detects eight consecutive peak current-limit events, the driver output is turned off for a restart period, trate. After trate, the device undergoes soft-start. The duration of the restart period depends on the value of the capacitor at SS (Css). During this period, Css is discharged with a pulldown current of ISS-DH (2µA typ). Once its voltage reaches 0.15V, the restart period ends and the device initiates a soft-start sequence. An internal counter ensures that the minimum restart period (trate, MIN) is 1024 clock cycles when the time required for Css to discharge to 0.15V is less than 1024 clock cycles. Figure 3 shows the behavior of the device prior and during hiccup mode.




Figure 3. Hiccup Mode Timing Diagram

Frequency Foldback for High-Efficiency Light-Load Operation

The frequency foldback threshold can be programmed from 0 to 20% of the full load current using a resistor from FFB to GND.

Figure 4 shows device operation in frequency foldback mode. Calculate the value of RFFB as follows:

$$R_{FFB} = \frac{10 \times I_{LOAD(LIGHT)} \times R_{CS}}{I_{EFR}}$$

where RFFB is the resistor connected to FFB, ILOAD(LIGHT) is the current at light-load conditions that triggers frequency foldback, RCS is the value of the sense resistor connected between CS and PGND, and IFFB is the current sourced from FFB to RFFB (30µA typ).

Duty-Cycle Clamping

The maximum duty cycle is determined by the lowest of three voltages: 2V, the voltage at SS (VSS), and the voltage (2.43V - VDCLMP). The maximum duty cycle is calculated as:

$$D_{MAX} = \frac{V_{MIN}}{2.43V}$$

where VMIN = minimum (2V, VSS, 2.43V - VDCLMP).

SS

By connecting a resistor between SS and ground, the voltage at SS can be made to be lower than 2V. VSS is calculated as follows:

$$V_{SS} = R_{SS} \times I_{SS-CH}$$

where Rss is the resistor connected between SS and GND, and Iss-CH is the current sourced from SS to Rss (10µA typ).

DCLMP

To set DMAX using supply voltage feed forward, connect a resistive divider between the supply voltage, DCLMP, and GND as shown in the *Typical Applications Circuits*. This feed-forward duty-cycle clamp ensures that the external n-channel MOSFET is not stressed during supply transients. VDCLMP is calculated as follows:

$$V_{DCLMP} = \frac{R_{DCLMP2}}{R_{DCLMP1} + R_{DCLMP2}} \times V_{S}$$

where RDCLMP1 and RDCLMP2 are the resistive divider values shown in the *Typical Applications Circuits* and VS is the input supply voltage.

Oscillator Synchronization

The internal oscillator can be synchronized to an external clock by applying the clock to SYNC/DITHER directly. The external clock frequency can be set anywhere between 1.1x to 2x the internal clock frequency.

Using an external clock increases the maximum duty cycle by a factor equal to fsync/fsw. This factor should be accounted for in setting the maximum duty cycle using any of the methods described in the *Duty-Cycle Clamping* section. The formula below shows how the maximum duty cycle is affected by the external clock frequency:

$$D_{MAX} = \frac{V_{MIN}}{2.43V} \times \frac{f_{SYNC}}{f_{SW}}$$




Figure 4. Entering Frequency Foldback

where V_{MIN} is described in the *Duty-Cycle Clamping* section, f_{SW} is the switching frequency as set by the resistor connected between RT and GND, and f_{SYNC} is the external clock frequency.

Frequency Dithering for Spread-Spectrum Applications (Low EMI)

The switching frequency of the converter can be dithered in a range of $\pm 10\%$ by connecting a capacitor from SYNC/DITHER to GND, and a resistor from DITHER to RT as shown in the *Typical Applications Circuits*. This results in lower EMI.

A current source at SYNC/DITHER charges the capacitor CDITHER to 2V at 50μ A. Upon reaching this trip point, it discharges CDITHER to 0.4V at 50μ A. The charging and discharging of the capacitor generates a triangular waveform on SYNC/DITHER with peak levels at 0.4V and 2V and a frequency that is equal to:

$$f_{TRI} = \frac{50\mu A}{C_{DITHER} \times 3.2V}$$

Typically, fTRI should be set close to 1kHz. The resistor RDITHER connected from SYNC/DITHER to RT determines the amount of dither as follows:

$$\%DITHER = \frac{4}{3} \times \frac{R_{RT}}{R_{DITHER}}$$

where %DITHER is the amount of dither expressed as a percentage of the switching frequency. Setting RDITHER to $10 \times RRT$ generates $\pm 10\%$ dither.

Programmable Slope Compensation

The devices generate a current ramp at CSSC such that its peak is $50\mu A$ at 80% duty cycle of the oscillator. An external resistor connected from CSSC to CS then converts this current ramp into programmable slope-compensation amplitude, which is added to the current-

sense signal for stability of the peak current-mode control loop. The ramp rate of the slope compensation signal is given by:

$$m = \frac{R_{CSSC} \times 50\mu A \times f_{SW}}{80\%}$$

where m is the ramp rate of the slope-compensation signal, RCSSC is the value of the resistor connected between CSSC and CS used to program the ramp rate, and fsw is the switching frequency.

Error Amplifier

The MAX5975A/MAX5975B include an internal error amplifier. The noninverting input of the error amplifier is connected to the internal 1.215V reference and feedback is provided at the inverting input. High 80dB open-loop gain and 30MHz unity-gain bandwidth allow good closed-loop bandwidth and transient response. Calculate the power-supply output voltage using the following equation:

$$V_{OUT} = V_{REF} \times \frac{R_{FB1} + R_{FB2}}{R_{FB2}}$$

where VREF = 1.215V.

__Applications Information

Startup Time Considerations

The bypass capacitor at IN, C_{IN}, supplies current immediately after the devices wake up (see the *Typical Application Circuits*). Large values of C_{IN} increase the startup time, but also supply gate charge for more cycles during initial startup. If the value of C_{IN} is too small, V_{IN} drops below 7V because NDRV does not have enough time to switch and build up sufficient voltage across the tertiary output, which powers the device. The device goes back into UVLO and does not start. Use a low-leakage capacitor for C_{IN}.

MAX5975A

Typically, offline power supplies keep startup times to less than 500ms even in low-line conditions (85V AC input for universal offline or 36V DC for telecom applications). Size the startup resistor, R_{IN}, to supply both the maximum startup bias of the device (150µA) and the charging current for C_{IN}. C_{IN} must be charged to 20V within the desired 500ms time period. C_{IN} must store enough charge to deliver current to the device for at least the soft-start time (tss) set by Css. To calculate the approximate amount of capacitance required, use the following formula:

$$I_G = Q_{GTOT}f_{SW}$$

$$C_{IN} = \frac{(I_{IN} + I_G)(t_{SS})}{V_{HYST}}$$

where I_{IN} is the internal supply current (1.7mA) after startup, QGTOT is the total gate charge for the n-channel FET, fsW is the switching frequency, VHYST is the bootstrap UVLO hysteresis (13V typ), and tss is the soft-start time. R_{IN} is then calculated as follows:

$$R_{IN} \cong \frac{V_{S(MIN)} - V_{INUVR}}{I_{START}}$$

where V_{S(MIN)} is the minimum input supply voltage for the application (36V for telecom), V_{INUVR} is the bootstrap UVLO wake-up level (20V), and ISTART is the IN supply current at startup (150µA max).

Choose a higher value for R_{IN} than the one calculated above if longer startup time can be tolerated in order to minimize power loss on this resistor.

MAX5975B

The parameters governing the design of the bootstrap circuit are different for the MAX5975B. While the above design equations remain valid, the following values must be used when designing for RIN and CIN: VHYST = 3V and VS(MIN) is the minimum output voltage of the wall adapter.

Bias Circuit

An in-phase tertiary winding is needed to power the bias circuit. The voltage across the tertiary VT during the on-time is:

$$V_T = V_{OUT} \times \frac{N_T}{N_S}$$


where V_{OUT} is the output voltage and NT/NS is the turns ratio from the tertiary to the secondary winding. Select the turns ratio so that V_T is above the UVLO shutdown level (7.5V max).

Lavout Recommendations


Typically, there are two sources of noise emission in a switching power supply: high di/dt loops and high dV/dt surfaces. For example, traces that carry the drain current often form high di/dt loops. Similarly, the heatsink of the main MOSFET presents a dV/dt source; therefore, minimize the surface area of the MOSFET heatsink as much as possible. Keep all PCB traces carrying switching currents as short as possible to minimize current loops. Use a ground plane for best results.

For universal AC input design, follow all applicable safety regulations. Offline power supplies may require UL, VDE, and other similar agency approvals.

Typical Application Circuits



Typical Application Circuits (continued)



Chip Information

_Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
16 TQFN-EP	T1655+4	21-0136	

PROCESS: BICMOS

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	9/10	Initial release	_

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.