





1200V-80m Ω SiC FET

Rev. A, December 2019

DATASHEET

UF3C120080K3S



Part Number	Package	Marking
UF3C120080K3S	TO-247-3L	UF3C120080K3S

Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-3L package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads when used with recommended RC-snubbers, and any application requiring standard gate drive.

Features

- Typical on-resistance $R_{DS(on),typ}$ of $80m\Omega$
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2
- Very low switching losses (required RC-snubber loss negligible under typical operating conditions)

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating





Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V _{DS}		1200	V
Gate-source voltage	V _{GS}	DC	-25 to +25	V
Continuous drain current ¹	1	T _C = 25°C	33	А
Continuous drain current	ID	T _C = 100°C	24	А
Pulsed drain current ²	I _{DM}	T _C = 25°C	77	А
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =2.8A	58.5	mJ
Power dissipation	P _{tot}	T _C = 25°C	254.2	W
Maximum junction temperature	T _{J,max}		175	°C
Operating and storage temperature	T _J , T _{STG}		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	TL		250	°C

1. Limited by $T_{\mbox{\tiny J,max}}$

2. Pulse width t_p limited by $T_{J,max}$

3. Starting T_J = 25°C

Thermal Characteristics

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.45	0.59	°C/W









Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions	Value			Unite
Parameter			Min	Тур	Max	- Units
Drain-source breakdown voltage	BV _{DS}	V _{GS} =0V, I _D =1mA	1200			V
Total drain leakage current		V _{DS} =1200V, V _{GS} =0V, T _J =25°C		10	75	٨
	I _{DSS}	V _{DS} =1200V, V _{GS} =0V, T _J =175°C		50	50	μA
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		6	±20	μA
Drain-source on-resistance	R _{DS(on)}	V _{GS} =12V, I _D =20A, T _J =25°C		80	100	
		V _{GS} =12V, I _D =20A, T _J =125°C		130		mΩ
		V _{GS} =12V, I _D =20A, T _J =175°C		172		
Gate threshold voltage	V _{G(th)}	V_{DS} =5V, I_{D} =10mA	4	5	6	V
Gate resistance	R _G	f=1MHz, open drain		4.5		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			- Units
			Min	Тур	Max	Units
Diode continuous forward current ¹	I _S	T _C =25°C			33	А
Diode pulse current ²	I _{S,pulse}	T _C =25°C			77	А
Forward voltage	V _{FSD}	V _{GS} =0V, I _F =10A, T _J =25°C		1.5	2	v
		V _{GS} =0V, I _F =10A, T _J =175°C		2		
Reverse recovery charge	Q _{rr}	V_{R} =800V, I_{F} =20A, V_{GS} =-5V, $R_{G_{EXT}}$ =10 Ω di/dt=2300A/ μ s, T_{J} =25°C		212		nC
Reverse recovery time	t _{rr}			23		ns
Reverse recovery charge	Q _{rr}	V_{R} =800V, I _F =20A, V_{GS} =-5V, $R_{G_{EXT}}$ =10 Ω di/dt=2300A/µs, T_{J} =150°C		124		nC
Reverse recovery time	t _{rr}			13		ns





Learn More



Parameter	Symbol	Test Conditions	Value			Linita
		Test Conditions	Min	Тур	Max	- Units
Input capacitance	C _{iss}	- V _{DS} =100V, V _{GS} =0V		1500		
Output capacitance	C _{oss}	$v_{DS} = 100 v, v_{GS} = 0 v$ = f=100kHz		100		pF
Reverse transfer capacitance	C _{rss}			2.1		
Effective output capacitance, energy related	C _{oss(er)}	$V_{DS}=0V$ to 800V, $V_{GS}=0V$		59		pF
Effective output capacitance, time related	C _{oss(tr)}	V _{DS} =0V to 800V, V _{GS} =0V		136		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =800V, V _{GS} =0V		19		μJ
Total gate charge	Q _G	– V _{DS} =800V, I _D =20A, –		51		
Gate-drain charge	Q_{GD}	$V_{DS} = -5V \text{ to } 15V$		11		nC
Gate-source charge	Q_{GS}	V _{GS} - 5V (015V		19		
Turn-on delay time	t _{d(on)}			26		- ns
Rise time	t _r	V _{DS} =800V, I _D =20A, Gate		17		
Turn-off delay time	$t_{d(off)}$	Driver =-5V to +15V,		57		
Fall time	t _f	Turn-on $R_{G,EXT}=1\Omega$,		19		
Turn-on energy including R _s energy ⁴	E _{ON}	Turn-off $R_{G,EXT}$ =22 Ω Inductive Load,		500		- μ
Turn-off energy including R _s energy ⁴	E _{OFF}	FWD: same device with		85		
Total switching energy including R_s energy ⁴	E _{total}	$V_{GS} = -5V$ and $R_G = 22\Omega$, RC snubber: $R_S = 5\Omega$ and $C_S = 150 \text{pF}$, $T_J = 25^{\circ}\text{C}$		585		
Snubber R _s energy during turn-on	E _{RS_ON}			4.3		
Snubber R_s energy during turn-off	E_{RS_OFF}			3.8		
Turn-on delay time	t _{d(on)}			26		- ns
Rise time	t _r	V _{DS} =800V, I _D =20A, Gate		16		
Turn-off delay time	$t_{d(off)}$	Driver =-5V to +15V,		58		
Fall time	t _f	Turn-on $R_{G,EXT}=1\Omega$, Turn-off $R_{G,EXT}=22\Omega$ Inductive Load, FWD: same device with $V_{GS} = -5V$ and $R_G = 22\Omega$, RC snubber: $R_S=5\Omega$ and $C_S=150pF$, $T_J=150^{\circ}C$		19		
Turn-on energy including R _s energy ⁴	E _{ON}			482		μJ
Turn-off energy including R _s energy ⁴	E _{OFF}			87		
Total switching energy including R_S energy ⁴	E _{TOTAL}			569		
Snubber R_s energy during turn-on	E _{RS_ON}			4.1		
Snubber R _s energy during turn-off	E_{RS_OFF}			3.8		

4. The switching performance are evaluated with a RC snubber circuit as shown in Figure 24.







Figure 1. Typical output characteristics at T_J = - 55°C, tp < 250 μ s



Spice Models

Buy Online Contact Sales Learn

More

Related Devices

Figure 2. Typical output characteristics at T $_{\rm J}$ = 25°C, tp < 250 μs



Figure 3. Typical output characteristics at T $_{\rm J}$ = 175°C, tp < 250 μs



Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_D = 20A



300









Learn

Figure 6. Typical transfer characteristics at V_{DS} = 5V



Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_D = 10mA



Figure 8. Typical gate charge at V_{DS} = 800V and I_D = 20A







Figure 9. 3rd quadrant characteristics at $T_J = -55^{\circ}C$



Figure 10. 3rd quadrant characteristics at T_J = 25°C



Figure 11. 3rd quadrant characteristics at T_J = 175°C



Figure 12. Typical stored energy in C_{OSS} at V_{GS} = 0V





Related Devices

Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V





Figure 15. Total power dissipation



Spice Models

Contact

More

Buy Online

Figure 16. Maximum transient thermal impedance





Figure 17. Safe operation area at T_C = 25°C, D = 0, Parameter t_p



Spice Models

Buy Online Contact Sales Learn

More

Figure 18. Reverse recovery charge Qrr vs. junction temperture



Related Devices

Figure 19. Clamped inductive switching energy (a) and RC snubber energy loss (b) vs. drain current at $T_J = 25^{\circ}$ C, turn-on $R_{G_{EXT}} = 1\Omega$, and turn-off $R_{G_{EXT}} = 22\Omega$





Related

Devices

Spice Models

Contact

More

Buy Online

Figure 20. Clamped inductive switching turn-on energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-on gate resistor $R_{G,EXT}$



Figure 21. Clamped inductive switching turn-off energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-off gate resistor R_{GEXT}



Figure 22. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of junction temperature at $I_D = 20A$



(a) (b) Figure 23. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of snubber capacitance at $I_D = 20A$ and $T_J = 25^{\circ}C$











Figure 24. Clamped inductive load switching test circuit An RC snubber ($R_s = 5\Omega$ and $C_s = 150$ pF) is required to improve the turn-off waveforms.

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within. Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.