

austriamicrosystems AG

is now

ams AG

The technical content of this austriamicrosystems datasheet is still valid.

Contact information:

Headquarters: ams AG Tobelbaderstrasse 30 8141 Unterpremstaetten, Austria Tel: +43 (0) 3136 500 0 e-Mail: ams_sales@ams.com

Please visit our website at www.ams.com

Data Sheet, Confidential

AS3517 Stereo Audio Codec with enhanced System Power Management

1 General Description

The AS3517 is a low power stereo audio codec and is designed for Portable Digital Audio Applications. It allows playback and recording in CD quality. It has a variety of audio inputs and outputs to directly connect electret microphones, $16\Omega/32\Omega$ headsets and auxiliary signal sources via a 10-channel mixer. It only consumes 20mW in playback mode.

Further the device offers advanced power management functions. All necessary ICs and peripherals in a Digital Audio Player with flash or harddisk memory are supplied by the AS3517. The different regulated supply voltages are programmable via the serial control interface. The power management block generates 11 different supply voltages out of a single battery supply. CPU, NAND flash, SRAM, memory cards, harddisk, LCD, LCD backlight, USB-HOST and USB-OTG can be powered. AS3517 also contains a charger. The single supply voltage may vary from 3.0V to 5.5V.

The AS3517 has an on-chip, phase locked loop (PLL) controlled, clock generator. It generates 44.1kHz, 48kHz and other sample rates defined in MP3, AAC, WMA, OGG VORBIS etc. No additional external crystal or PLL is needed in slave mode. Further the AS3517 has an independent 32kHz real time clock (RTC) on chip which allows a complete power down of the system CPU.

2 Key Features

- Multi-bit Sigma Delta Converters
 - DAC: 94dB SNR ('A' weighted) @ 2.9V
 - ADC: 90dB SNR ('A' weighted) @ 2.9V
 - Sampling Frequency: 8-48kHz
- 2 Microphone Inputs
 - 3 gain pre-setting (28dB/34dB/40dB) and AGC
 - 32 gain steps @1.5dB and MUTE
 - supply for electret microphone
 - microphone detection
 - remote control by switch
- 2 Line Inputs
 - volume control via serial interface
 - 32 steps @1.5dB and MUTE
 - stereo or 2x mono or mono differential
- Audio Mixer
 - 10 channel input/output mixer with AGC
 - mixes line inputs and microphones with DAC
 - left and right channels independent
- 2 Line Outputs
 - volume control via serial interface
 - 32 steps @1.5dB and MUTE
 - 1Vp @10kΩ
 - Stereo 2*5mW to 16ohm
 - Differential 10mW to 32ohm (earpiece)

- High Efficiency Headphone Amplifier
 volume control via serial interface
 - 32 steps @1.5dB and MUTE
 - 2x60mW @ 16Ω driver capability
 - headphone and over-current detection
 - phantom ground eliminates large capacitors

austria*micro*systems

- Power Management
- step down for CPU core (0.65V-3.4V, 250mA)
- step down for peripheral (0.65V-3.4V, 250mA)
- step down for harddisk (0.65V-3.4V, 500mA)
- step up for backlight (15V (25V), 38mA),
- LDO for digital supply (2.9V, 200mA)
- LDO for analog supply (2.9V, 200mA)
- LDO for peripherals (1.2V-3.5V, 200mA)
- LDO for peripherals (1.2V-3.5V, 200mA)
- LDO for RTC (1.0V-2.5V, 2mA)
- power supply supervision
- hibernation modes
 5sec and 10sec emergency shut-down
- Battery Charger
- automatic trickle charge (50mA)
- prog. constant current charging (50-460mA)
- prog. constant voltage charging (3.9V-4.25V)
- Real Time Clock
- ultra low power 32kHz oscillator
- 32bit RTC sec counter, 96 days auto wake-up
- selectable alarm (seconds or minutes)
- 128bit free SRAM for random settings
- 32kHz clock output to peripheral
- Auxiliary Oscillator (only for master clock mode)
 low power 12-24MHz oscillator
- master clock input/output (e.g. from/to CPU)
- General Purpose ADC
- 10bit resolution
- 21 inputs analog multiplexer
- Interfaces
 - I2S digital audio interface and SPDIF
 - 2 wire serial control interface
 - reset pin, watchdog, power good pin
 - PWM output
 - 128bit unique ID (OTP)
 - 30 different interrupts
- Package CTBGA81 [9.0x9.0x1.15mm] 0.8mm pitch

3 Application

Portable Digital Audio Player and Recorder PDA, Smartphone

4 Functional Overview



5 Block Diagram

Figure 1 AS3517 Block Diagram



© 2003-2007, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved. www.austriamicrosystems.com Revision 1v3

Contents

1 General Description	1
2 Key Features	
3 Application	
4 Functional Overview	
5 Block Diagram	
6 Pinout and Packaging	
6.1 Pin Description	
0	
6.3 Package Drawings	
6.3.1 CTBGA81	
7 Ordering Information	
8 Absolute Maximum Ratings (Non-Operating)	
8.1 Operating Conditions	
8.1.1 Supply Voltages	
8.1.2 Operating Currents	
8.1.3 Temperature Range	
8.1.4 Audio Specification	
9 Detailed Functional Description	
9.1 Audio Functions	
9.1.1 Audio Line Inputs (2x)	
9.1.2 Microphone Inputs (2x)	
9.1.3 Audio Line Outputs (2x)	
9.1.5 DAC, ADC and I2S Digital Audio Interface	
9.1.6 Audio Output Mixer	
9.1.7 2-Wire-Serial Control Interface	
9.2 Power Management Functions	
9.2.1 Low Drop Out Regulators	
9.2.2 DCDC Step-Down Converter (3x)	
9.2.3 Charger	
9.2.4 15V Step-Up Converter	
9.2.5 USB VBUS Supply	
9.3 SYSTEM Functions	
9.3.1 SYSTEM	
9.3.2 Hibernation	
9.3.3 Supervisor	
9.3.4 Interrupt Generation	51
9.3.5 Real Time Clock	52
9.3.6 10-Bit ADC	
9.3.7 Unique ID Code (64 bit OTP ROM)	
9.4 Register Description	
10 Copyright	
11 Disclaimer	
12 Contact Information	

 $\boldsymbol{\lambda}$

Revision History

Revision	Date	Owner	Description	
0.99	6.10.2006	pkm	Corrected version	
1.0	12.10.2006	pkm	Changed block diagram of DCDC15	
			Inserted register overview	
			Corrected some typos	
1.1	26.1.2007	pkm	Corrected block diagram (DAC mute)	
			Corrected start-up sequence (VPROG1 and VPROG2 exchange)	
1.2	6.4.2007	pkm	Added Typical Application Information	
			Changed chip version for V17	
			RTCT register reset corrected to RVDD-POR	4
		1	USB & CHGIN 0ms de-bounce time changed to 8ms	
1.3	24.9.2008	pkm	Updated marking and ordering information	

6 Pinout and Packaging

6.1 Pin Description

Table 1 Pinlist CTBGA81

Ball	PinName	Туре	Function
G7	AGND	Analog I/O	Analog Reference Voltage (AVDD/2) buffer cap terminal
H7	AVDD	Supply	Analog Circuit VDD, connected to LDO1 on BGA substrate
J9	AVSS	Supply	Analog Circuit VSS
E2	BATTEMP	Analog I/O	Charger Battery Temperature Sensor input (100kΩ NTC)
D3	BVDD	Supply	Positive (Battery) Supply Terminal, 5.5V max.
E3	BVDD	Supply	Positive (Battery) Supply Terminal, 5.5V max.
B8	BVDDH	Supply	Positive (Battery) Supply Terminal of Headphone Amplifier, 5.5V
			max.
48	BVDDC1	Supply	Positive (Battery) Supply Terminal of DCDC1, 5.5V max.
A4	BVDDC2	Supply	Positive (Battery) Supply Terminal of DCDC2, 5.5V max.
34	BVDDC3	Supply	Positive (Battery) Supply Terminal of DCDC3, 5.5V max.
F2	BVDDR	Supply	RTC Positive (Battery) Supply terminal, 5.5V max
F1	CHG_IN	Analog Input	Charger Positive Supply Terminal, 5.5V max
E1	CHG_OUT	Analog Output	Charger Output prog. for Ichg 50-400mA or Vchg 3.9-4.25V
C1	CN_GEXT	Digital output	USB charge pump CN of flying cap / Output to control USB-Host
			DCDC N-Switch
C2	CP_CP	Digital output	USB charge pump CP of flying cap
G3	CSCL	Digital input with pull up	Clock Input of two wire interface
H3	CSDA	Digital I/O with pull up	Data I/O of two wire interface
B7	CVDD1	Analog Input	CVDD1 and Feedback pin
B5	CVDD2	Analog Input	CVDD2 and Feedback Pin
B3	CVDD3	Analog Input	CVDD3 and Feedback Pin
A6	CVSS1	Supply	CVDD1 StepDown Neg. Supply terminal
B6	CVSS2	Supply	CVDD2 StepDown Neg. Supply terminal
A2	CVSS3	Supply	CVDD3 Stepdown Neg. Supply terminal
B2	CVSS15	Supply	DCDC15V Neg. Supply terminal
G1	DVDD	Supply	Digital Circuit VDD, connected to LDO2 on BGA substrate
J2	DVSS	Supply	Digital Circuit VSS
H2	FVDD	Supply	ADC&DAC Digital Circuit VDD (1.8-3.6V)
F3	НВТ	Digital input with pull down	Heartbeat Input for CPU supervision
C8	НРСМ	Analog Output	Headphone Common GND Output for DC-coupled speakers
D9	HPGND	Analog I/O	Headphone Amplifier reference buffer cap terminal
A9	HPL	Analog Output	Headphone Amplifier Output Left Channel
C9	HPR	Analog Output	Headphone Amplifier Output Right Channel
B1	ISINK	Analog Output	DCDC15V Load Current Sink terminal (e.g. white LED)
D7	LIN1L	Analog Input	Line Input 1 Left Channel
D6	LIN1R	Analog Input	Line Input 1 Right Channel
F8	LIN2L	Analog Input	Line Input 2 Left Channel
F7	LIN2R	Analog Input	Line Input 2 Right Channel
C7	LOUT1L	Analog Output	Line Output Left Channel
C6	LOUT1R	Analog Output	Line Output Right Channel
D8	LOUT2L	Analog Output	Line Output Left Channel
E7	LOUT2R	Analog Output	Line Output Right Channel
G4	LRCLK	Digital I/O with pull down	I2S Left/Right Clock
A7	LXC1	Digital output	CVDD1 StepUp switch output to coil
	LXC2	Digital output	CVDD2 StepUp switch output to coil
A5			

© 2003-2007, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved. www.austriamicrosystems.com Revision 1v3

drain
le as
2
<u> </u>
sistor
al
StepUp
oush

6.2 Ball Assignment

6.2.1 CTBGA81

Figure 2 Ball Assignment CTBGA81

ASW15CVSS3LXC3BVDC2LXC2CVSS1LXC1BVDC1HPLABISINKCVSS15CVD03BVDC3CVD2CVSS2CVD1BVDHVSSHBCCN_GEXTCP_CPVBUSUSBH_CS9USBH_PCLOUT1RLOUT1LHPCMHPRCDPVDD2PVDD1BVDDUSBH_CS0ncLIN1RLIN1LLOUT2LHPGNDDECHG_UTBATEMPBVDDncncncILOUT2MIC2SMIC2NFGCHG_UNBVDDRHBTSCLKncPWGDLIN2RLIN2LMIC2PFGDVDDRVDDCSCLLRCLKSD0VPRG1AGNDMC1SMIC1PGJX0UT32FVDDCSDASD1XIR0VPRG2AVDDVREFMIC1NHJX0UT32DVSSQ32KG24MXRESPWRUPXIN24XOUT24AVSSJJ123456789J
Image: Constraint of the state of the sta
DPVDD2PVDD1BVDDUSBH_CSNncLIN1RLIN1LLOUT2LHPGNDDECHG_OUTBATTEMPBVDDncncncLOUT2RMIC2SMIC2NEFCHG_INBVDDRHBTSCLKncPWGDLIN2RLIN2LMIC2PFGDVDDRVDDCSCLLRCLKSDOVPRG1AGNDMIC1SMIC1PGHXIN32FVDDCSDASDIXIRQVPRG2AVDDVREFMIC1NHJXOUT32DVSSQ32KQ24MXRESPWRUPXIN24XOUT24AVSSJH1234567891
ECHG_OUTBATTEMPBVDDncncncloutonLOUT2RMIC2SMIC2NEFCHG_INBVDDRHBTSCLKncPWGDLIN2RLIN2LMIC2PFGDVDDRVDDCSCLLRCLKSDOVPRG1AGNDMIC1SMIC1PGHXIN32FVDDCSDASDIXIRQVPRG2AVDDVREFMIC1NHJXOUT32DVSSQ32KQ24MXRESPWRUPXIN24XOUT24AVSSJ123456789I
FCHG_INBVDDRHBTSCLKncPWGDLIN2RLIN2LMIC2PFGDVDDRVDDCSCLLRCLKSDOVPRG1AGNDMIC1SMIC1PGHXIN32FVDDCSDASDIXIRQVPRG2AVDDVREFMIC1NHJXOUT32DVSSQ32KQ24MXRESPWRUPXIN24XOUT24AVSSJ123456789I
GDVDDRVDDCSCLLRCLKSDOVPRG1AGNDMIC1SMIC1PGHXIN32FVDDCSDASDIXIRQVPRG2AVDDVREFMIC1NHJXOUT32DVSSQ32KQ24MXRESPWRUPXIN24XOUT24AVSSJ123456789I
HXIN32FVDDCSDASDIXIRQVPRG2AVDDVREFMIC1NHJXOUT32DVSSQ32KQ24MXRESPWRUPXIN24XOUT24AVSSJ123456789I
JXOUT32DVSSQ32KQ24MXRESPWRUPXIN24XOUT24AVSSJ1234567891
1 2 3 4 5 6 7 8 9

N/C

6.3 Package Drawings

6.3.1 CTBGA81

Marking

Figure 3 CTBGA81 Marking



Table 2 Package Code AYWWZZZ

Α	Y	www	ZZZ
A for PB free	Year	Working week assembly/packaging	Free choice

Dimensions

Figure 4 CTBGA81 9x9mm 0.8mm pitch



7 Ordering Information

Device ID	Version	Temperature Range	Package Type	Delivery Form
AS3517H-ECTP	V17	-20 to +85 °C	CTBGA81; 9x9mm package size, 0.8mm ball pitch	Tape & Reel DryPack
AS3517H-ECTS	V17	-20 to +85 °C	CTBGA81; 9x9mm package size, 0.8mm ball pitch	Tray DryPack

PVDD1/2, CVDD1/2/3, UVDD

Norm: JEDEC JESD22-A114C

Applicable for pins HPR/L, CHG_OUT

Applicable for pins RVDD

Norm: JEDEC 17

BGA81, Tamb=70°C

Absolute Maximum Ratings (Non-Operating) 8

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The device should be operated under recommended operating conditions.

Symbol	Parameter	Min	Max	Unit	Note
Vin_5v	5V pins	-0.5	7.0	V	Applicable for pins BVDD, BVDDH, BVDDC1, BVDDC2, BVDDC3, BVDDR, CHG_IN, VBUS
V _{IN_SW15}	15V pin	-0.5	17	V	Applicable for pin SW15
V _{IN_VSS}	Voltage difference at VSS terminals	-0.5	0.5	V	Applicable for pins CVSS3, CVSS15, CVSS1, CVSS2, VSSH, AVSS, DVSS
Vin_dvdd	3.3V pins with diode to DVDD	-0.5	5.0 DVDD+0.5	V	Applicable for pins LRCK, SCLK, SDI, VPRG1, VPRG2, BATTEMP, ISINK, XIN32, XOUT32, XIN24, XOUT24, XIRQ, XRES, PWGD, Q32K, Q24M, HBT
Vin_xdvdd	pins with no diode to DVDD	-0.5	7.0V	V	Applicable for pins CSCL, CSDA, PWRUP
Vin_avdd	3.3V pins with diode to AVDD	-0.5	5.0 AVDD+0.5	V	Applicable for pins HPCM, HPGND, LOUT1L/R, LOUT2L/R, VREF, AGND, LIN1L/R, LIN2L/R, MIC1P/N, MIC2P/N, MIC1S, MIC2S
V_{IN_REG}	voltage regulator pins with	-0.5	5.0	V	Applicable for pins AVDD, DVDD,

Table 3 Absolute Maximum Ratings

Table 4 Soldering Conditions

VIN_RVDD

VIN_BVDD

Iscr

ESD

Pt

Н

Symbol	Parameter	Min	Max	Unit	Note
Tbody	Package Body Temperature		260	°C	Norm IPC/JEDEC J-STD-020C, reflects moisture sensitivity level only
T _{peak}	Solder Profile*	235	245	°C	
D _{well}		30	45	S	above 217 °C

BVDD+0.5

3.6

BVDD+0.5

7.0

BVDD+0.5

100

+/-1

1000

85

V

V

mA

k٧

mW

%

-0.5

-0.5

-100

5

* austriamicrosystems AG strongly recommends to use underfill.

diodes to BVDD

voltage regulator pin with

diode to BVDD

pins with diode to BVDD

Input Current (latchup

immunity)

Electrostatic Discharge HBM

Total Power Dissipation (all

supplies and outputs) Humidity non-condensing

8.1 Operating Conditions

8.1.1 Supply Voltages

Table 5	Operating conditions for supply voltages
---------	--

Symbol	Parameter	Min	Max	Unit	Note	
BVDDx	Battery Supply Voltage BVDD, BVDDH, BVDDC1, BVDDC2, BVDDC3, BVDDR	3.0	5.5	V		
VBUS	USB VBUS Voltage	4.0	5.5	V		
CHG_IN	Charger Supply Voltage	4.5	5.5	V		
DVDD	Digital Supply Voltage	2.8	3.6	V	Digital Audio Supply Voltage (LDO2)	
AVDD	Analogue Supply Voltage	2.8	3.6	V	Analog Audio Supply Voltage (LDO1)	
AGND	Analogue Ground Voltage		AVDD/2			
Vdelta-	Difference of Negative Supplies CVSS1, CVSS2, CVSS3, CVSS15, VSSH, AVSS, DVSS	-0.1	0.1	V	To achieve good performance, the negative supply terminals should be connected to low impedance ground plane.	
V _{DELTA} +	Difference of Positive Supplies	-0.25	0.25	V	AVDD-DVDD	1

 Table 6
 Electrical Specification of other function blocks

Symbol	Parameter	Min	Тур	Max	Unit	Note
Vpor_on	Power-on Reset Activation Level		2.15		V	Power-on Reset activation
	Level					decreases
VPOR_OFF	Power-on Reset Release		2.0		V	Power-on Reset release
V POR_OFF	Level		2.0		v	when DVDD increases
V _{POR_HY}	Power-on Hysterisis		100		mV	
flrclk_wd	LRCLK Frequency	2	4.1	8	kHz	
TEROER_WD	Watchdog	-				
ton_delay	Delay Time of pin PWRUP		10		ms	Minimum key press time
V _{DO L}	Digital Output Driver			0.3	V	Pins XRES, XIRQ,
_	Capability (drive LOW)					PWGD @ 8mA, SDO
V _{DO_H}	Digital Output Driver	2.6			V	Pins XRES, XIRQ @ 8mA
	Capability (drive HIGH)					push/pull mode only, SDC
I _{PU}	Internal Pull-up Current		10		μA	Pins XRES, XIRQ, PWGD
	Source					
V _{PWRUP_L}	Digital Input Level LOW,			0.5	V	Pin PWRUP
	BVDD>3V					
Vpwrup_h	Digital Input Level HIGH,	BVVD/3			V	Pin PWRUP
	BVDD>3V					
Vpwrup_h	Digital Input Level HIGH,	1			V	Pin PWRUP
	BVDD<=3V					
Rpwrup	Internal Pull-down resistor		360		kΩ	Pin PWRUP
Vdi_l	Digital Input Level LOW		DVDD/2	0.42	V	Pin HBT, SDI, SCLK,
			*0.3			MCLK, LRCK
Vdi_h	Digital Input Level HIGH	1.02	DVDD/2		V	Pin HBT, SDI, SCLK,
			*0.7			MCLK, LRCK
IPD	Internal Pull-down current		10		μA	Pin HBT
	source					
fclk	Audio Clock Frequency	8		48	kHz	LRCK according to
						streamed audio data

8.1.2 Operating Currents

Table 7 Supply currents

Symbol	Parameter	Тур	Max	Unit	Note
Інрн	Headphone current from BVDDH	1		mA	quiescent current, no load
Idac->hp	DAC playback current	6.4		mA	no load, including PMU
ILine->HP	Line Input playback current	1.9		mA	no load, including PMU

8.1.3 Temperature Range

Table 8 Temperature Range

Symbol	Parameter	Min	Тур	Max	Unit	Note
T _{amb}	Operating temperature range	-20	25	85	°C	
Tj	Junction temperature range	0		110	°C	
Rth	Thermal Resistance		39		°C/W	For CTBGA81 package

8.1.4 Audio Specification

Table 9 Audio Parameters

Symbol	Parameter	Min	Тур	Max	Unit	Note
	t to Line Output					
FS	Full Scale Output		0.97		V _{RMS}	1kHz FS input
SNR	Signal to Noise Ratio		91		dB	A-weighted, no load,
						silence input
DR	Dynamic Range		88		dB	A-weighted, no load, -60dB FS 1kHz input
THD	Total Harmonic Distortion		-90		dB	1kHz FS input
SINAD	Signal to Noise and		85		dB	A-weighted, 1kHz FS input
	Distortion					5 /
Line Input	t to Line Output					
FS	Full Scale Output		0.96		V _{RMS}	1kHz 1V _{RMS} (FS) input
SNR	Signal to Noise Ratio		92		dB	A-weighted, no load,
-	3		-		-	silence input
THD	Total Harmonic Distortion		-90		dB	1kHz 1V _{RMS} (FS) input
SINAD	Signal to Noise and		86		dB	A-weighted, 1kHz FS input
	Distortion					
CS	Channel Separation		89		dB	
DAC Inpu	t to HP Output					
FS -	Full Scale Output	1	0.895		Vrms	RL= 32Ω
			0.89		VRMS	$R_L = 16\Omega$
SNR	Signal to Noise Ratio		94		dB	A-weighted, no load,
						silence input
DR	Dynamic Range		90		dB	A-weighted, no load,
	_ ;					-60dB FS 1kHz input
THD	Total Harmonic Distortion		-95		dB	no load, 1kHz FS input
			-75		dB	Pout=20mW, R_L = 32 Ω ,
						f=1kHz FS input
			-69	-60	dB	Pout=40mW, R_L = 16 Ω ,
						f=1kHz FS input
SINAD	Signal to Noise and	(91		dB	A-weighted, no load, 1kHz
	Distortion					FS input
			73		dB	A-weighted,Pout=20mW,
			r			R∟= 32Ω, f=1kHz FS input
			68		dB	A-weighted,Pout=40mW,
						R∟= 16Ω, f=1kHz FS input
CS	Channel Separation		74		dB	R _L = 32Ω
			68		dB	R _L = 16Ω
Line Input	t to HP Output			1		
FS	Full Scale Output		0.875		Vrms	R _L = 32Ω, 1kHz 1V _{RMS} (FS)
			0.070		• 1/10	input
	· ·		0.87		Vrms	R_{L} = 16 Ω , 1kHz 1V _{RMS} (FS)
			5.07		\$ KIVIS	input
SNR	Signal to Noise Ratio		95		dB	A-weighted, no load,
						silence input
DR	Dynamic Range		95	<u> </u>	dB	A-weighted, no load,
	- Juanie Runge				20	-60dB FS 1kHz (FS) input
			-91		dB	no load, 1kHz 1V _{RMS input}
	Total Harmonic Distortion	L			dB	Pout=20mW, R=32 Ω , 1kHz
THD	Total Harmonic Distortion		-/:>			
	Total Harmonic Distortion		-75			
	Total Harmonic Distortion			-60		1V _{RMS} (FS) input
	Total Harmonic Distortion		-75	-60	dB	1V _{RMS} (FS) input Pout=40mW, R=16Ω, 1kHz
	Total Harmonic Distortion			-60		1V _{RMS} (FS) input

		Min	Тур	Max	Unit	Note
			74		dB	A-weighted, Pout=20mW R=32Ω, 1kHz 1V _{RMS} (FS) input
			68		dB	A-weighted, Pout=40mW R=16Ω, 1kHz 1V _{RMS} (FS) input
CS	Channel Separation		75		dB	$R_L = 32\Omega$
			70		dB	$R_L = 16\Omega$
MIC Input	to Line Output					
FS	Full Scale Output		0.97		Vrms	1kHz FS input
SNR	Signal to Noise Ratio		81		dB	A-weighted, no load, silence input
DR	Dynamic Range		83		dB	A-weighted, no load, -60dB FS 1kHz input
THD	Total Harmonic Distortion		-78		dB	1kHz 27mV _{RMS} (-3dB FS) input
SINAD	Signal to Noise and Distortion		75		dB	A-weighted, 1kHz 27mVr (-3dB FS) input
-	to ADC Output					
SNR	Signal to Noise Ratio		90		dB	A-weighted, no load, silence input
DR	Dynamic Range		90		dB	A-weighted, no load, -60dB FS 1kHz input
THD	Total Harmonic Distortion		-78		dB	1kHz 1V _{RMS} (-3dB FS) input
SINAD	Signal to Noise and Distortion		78		dB	A-weighted, 1kHz 1V _{RMS} 3dB FS) input
	2		5			
	3	C	0			
		C	0			

© 2003-2007, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved. www.austriamicrosystems.com Revision 1v3

9 Detailed Functional Description

9.1 Audio Functions

9.1.1 Audio Line Inputs (2x)

General

The chip features includes two identical line inputs. The blocks can work in mono differential, 2x mono single ended or in stereo single ended mode.

The volume control has an independent gain regulation for left and right channel with 32 steps @ 1.5dB each and MUTE. The gain can be set from -34.5dB to +12dB. The stage is set to mute by default. If the line input is not enabled, the volume settings are set to their default values. Changing the volume and mute control can only be done after enabling the input.

Figure 5 Line Inputs





Mono Single Ended Mode

Stereo Mode



Mono Differential Mode

K C

Parameter

Table 10 Line Input Parameter

Symbol	Parameter	Min	Тур	Max	Unit	Note
VLIN	Input Signal Level		1.0		νρεακ	Pls observe gain settings. Max. peak levels at any node within the circuit shall not exceed AVDD
RLIN	Input Impedance		20-100		kΩ	depending on gain setting
Δ_{RLIN}	Input Impedance Tolerance		±15		%	
CLIN	Input Capacitance		5		pF	
ALIN	Programmable Gain	-34.5		+12	dB	
	Gain Steps		1.5		dB	discrete logarithmic gain steps
	Gain Step Accuracy		±0.25		dB	
ALINMUTE	Mute Attenuation		100		dB	

BVDD = 3.3V, T_A= 25°C, fs=48kHz unless otherwise mentioned

Register Description

Table 11 Line Input Related Register

Name	Base	Offset	Description
LINE_IN1_R	2-wire serial	0Ah	Right Line Input 1 settings
LINE_IN1_L	2-wire serial	0Bh	Left Line Input 1 settings
LINE_IN2_R	2-wire serial	0Ch	Right Line Input 2 settings
LINE_IN2_L	2-wire serial	0Dh	Left Line Input 2 settings
AudioSet_1	2-wire serial	14h	Enable/disable driver stage
AudioSet_3	2-wire serial	16h	Enable/disable mixer input

Line Inputs have to be enabled in register 14h first before other settings in register 0Ah to 0Dh can be programmed.

9.1.2 Microphone Inputs (2x)

General

The AFE offers two microphone inputs and 2 low noise microphone voltage supply (microphone bias), voice activation, microphone connect detection and push button remote control.

Figure 6 Microphone Input



Microphone Preamplifier and Gain Stage

Gain Stage & Limiter

The integrated pre-amplifier allows 3 preset gain settings. There is also a limiter which attenuates high input signals from e.g. electrete microphones signal to 1Vp. The AGC has 15 steps with a dynamic range of about 29dB. The AGC is ON by default but can be disabled by a microphone register bit.

Apart from the microphone pre-amplifier the microphone input signal can further be amplified with 32 @1.5dB programmable logarithmic gain steps and MUTE. All gains and MUTE are independently programmable. The gain can be set from –40.5dB to +6dB.

The stage is set to mute by default. If the microphone input is not enabled, the volume settings are set to their default values. Changing the volume and mute control can only be done after enabling the input.

Supply & Detection

Each microphone input generates a supply voltage of 1.5V above HPHCM. The supply is designed for \leq 2mA and has a 10mA current limit. In OFF mode the MICS terminal is pulled to AVDD with 30kOhm. A current of typically 50uA generates an interrupt to inform the CPU, that a circuit is connected. When using HPCM as headset ground the HP–stage gives the interrupt. After enabling the HP-stage through the CPU the microphone detection interrupt will follow.

When using the MICxS terminals as ADC-10 input to monitor external voltages the 30kOhm pull-up can be disabled.

Remote Control

Fast changes of the supply current of typically 500uA are detected as a remote button press, and an interrupt is generated. Then the CPU can start the measurement of the microphone supply current with the internal 10-bit ADC to distinguish which button was pressed. As the current measurement is done via an internal resistor, only two buttons generating a current of about 0.5mA and 1mA can be detected. With this 1mA as microphone bias is still available.

Voice Activation

Further a built-in voice activation comparator can actuate an interrupt if microphone input voltage of about 5mVRMS is detected.

Parameter

Table 12 Microphone Inputs Parameter

Symbol	Parameter	Min	Тур	Max	Unit	Note
Vmicin0			40		mV _{PEAK}	Amicpre = 28dB; Amic = 0dB
Vmicin1	Input Signal Level		20		mV _{PEAK}	Amicpre = 34dB; Amic = 0dB
Vmicin2			10		mV _{PEAK}	Amicpre = 40dB; Amic = 0dB
RMICIN	Input Impedance		15		kΩ	MICP, MICN to AGND
Δmicin	Input Impedance Tolerance		±15		%	
CMICIN	Input Capacitance		5		pF	
Amicpre	Microphone Preamplifier Gain		28		dB	Preamplifier has 3
			34		dB	selectable (fixed) gain 🛛 🧹
			40		dB	settings
Аміс	Programmable Gain	-40.5		+6	dB	
	Gain Steps		1.5		dB	discrete logarithmic gain
						steps
	Gain Step Precision		±0.25		dB	
VMICLIMIT	Limiter Activation Level		1		Vpeak	
AMICLIMIT	Limiter Gain Overdrive		15*2		dB	
t attack	Limiter Attack Time		50		µs/6dB	
t decay	Limiter Decay Time		120		ms/6dB	
AMICMUTE	Mute Attenuation		100		dB	
VMICSUP	Microphone Supply Voltage		2.9		V	
IMICMAX	Max. Microphone Supply		10		mA	microphones nominally
	Current					need a bias current of
						0.5mA-1mA
VNOISE	Microphone Supply Voltage		5		μV	
	Noise					
Imicdet	Microphone Detection		50		μA	
	Current					
IREMDET	Max. Remote Detection		500		μA	
	Current	·				

BVDD = 3.3V, T_A= 25°C unless otherwise mentioned

Register Description

Table 13 Microphone Related Register

Name	Base	Offset	Description
MIC1_R	2-wire serial	06h	Right Microphone Input 1 volume settings, AGC control
MIC1_L	2-wire serial	07h	Left Microphone Input 1 volume settings, MIC 1 supply control
MIC2_R	2-wire serial	08h	Right Microphone Input 2 volume settings, AGC control
MIC2_L	2-wire serial	09h	Left Microphone Input 2 volume settings, MIC 2 supply control
AudioSet_1	2-wire serial	14h	Enable/disable driver stage
AudioSet_3	2-wire serial	16h	Enable/disable mixer input
IRQ_ENRD_1	2-wire serial	24h	Interrupt settings for microphone voice activation
IRQ_ENRD_3	2-wire serial	26h	Interrupt settings for microphone detection
IRQ_ENRD_4	2-wire serial	27h	Interrupt settings for remote button press detection

Microphone inputs have to be enabled in register 14h first before other settings in register 06h to 09h can be programmed.

9.1.3 Audio Line Outputs (2x)

General

The line outputs are designed to provide the audio signal with typical $1V_{PEAK}$ at a load of minimum $10k\Omega$, which is a minimum value for line inputs. If the limiters (N20/N21) are deactivated the peak output voltage is 1.45VPEAK. The load however can decrease to 64Ohm. In addition these line output can be configured as mono differential to drive $1V_{PEAK}$ @ 32Ω load (e.g. an earpiece of a mobile phone).

This output stage has an independent gain regulation for left and right channel with 32 steps @ 1.5dB each. The gain can be set from -40.5dB to +6dB. A zero cross detection allows to control the actual execution of new gain settings.

If the line output is not enabled, the volume settings are set to their default values. Changing of volume and mute control can only be done after enabling the output.

If using the output in mono differential mode, the volume setting for the right channel should be set to 0dB.

Figure 7 Line Output





Stereo Mode

Mono Differential Mode (please observe that gain of right channel amplifier has to best to 0dB)

Parameter

Table 14 Line Output Characteristics

Symbol	Parameter	Min	Тур	Max	Unit	Note
R _{L_L0}	Load Impedance (Stereo Mode)	64			Ω	line inputs nominally have $10k\Omega$
C_{L_L0}	Load Capacitance (Stereo Mode)		·	100	pF	
A _{LO}	Programmable Gain	-40.5		+6	dB	
	Gain Steps		1.5		dB	discrete logarithmic gain steps
	Gain Step Accuracy		±0.25		dB	
Alomute	Mute Attenuation		100		dB	

BVDD = 3.3V, T_A= 25°C unless otherwise mentioned

Register Description

 Table 15
 Line Output Related Register

Name	Base	Offset	Description
LINE_OUT1_R	2-wire serial	00h	Right Line Output 1 volume settings, MUX control
LINE_OUT1_L	2-wire serial	01h	Left Line Output 1 volume settings
LINE_OUT2_R	2-wire serial	04h	Right Line Output 2 volume settings, MUX control
LINE_OUT2_L	2-wire serial	05h	Left Line Output 2 volume settings
AudioSet_1	2-wire serial	14h	Enable/disable driver stage
AudioSet_3	2-wire serial	16h	Enable/disable mixer input

Line output have to be enabled in register 14h first before other settings in register 00h and 01h can be programmed.

9.1.4 Headphone Output

General

The headphone output is designed to provide the audio signal with $2x40mW @ 16\Omega$ or $2x20mW @ 32\Omega$, which are typical values for headphones. If the limiters (N20/N21) are disabled a maximum output of $2x60mW@16\Omega$ or $2x30mW@32\Omega$ can be achieved.

This output stage has an independent gain regulation for left and right channel with 32 steps @ 1.5dB each. The gain can be set from – 43.43dB to +1.07dB. A zero cross detection allows to control the actual execution of new gain settings.





Headphones connected via decoupling capacitors

Headphones connected to Phantom Ground (Common Mode)

Phantom Ground

There are 2 ways to connect a headphone to the AFE. In order to spare the bulky ac/dc decoupling capacitors at pins HPR/HPL a buffered ground (Phantom Ground) is provided. This Common Mode Buffer needs to be switched on if utilized. If form factor considerations are less stringent, the headphones can be conventionally connected via 2x100µF capacitors.

No-Pop Function

The output is automatically set to mute when the output stage is disabled.

To avoid Pop-Click noise during power-up and shut-down of the headphone amplifier, a charge/discharge control of HPGND (0V-1.45V-0V) at pins HPR/HPL is incorporated into the AFE. The 100nF capacitor at pin HPGND is used to form the charge/discharge slope. Pls observe that pin HPGND is a high impedance node which must not be connected to any other external device than the 100nF buffer capacitor. To avoid Pop-Click noise one has to wait for 150ms in between a power-down (switch-off) and a power-up (switch-on) of the headphone amplifier.

The output is automatically set to mute when the output stage is disabled.





Over-current Protection

The headphone amplifier has an over-current protection (e.g. HPR/HPL is shorted). This over-current protection will power the headphone amplifier down for a programmable timeout period (512ms, 256ms, 128ms). The current threshold is at 150mA for HPR/HPL and 300mA for HPCM. There is a corresponding interrupt available to be enabled.

Headphone Detection

When the headphone amplifier is powered down, one can detect the connection of a headset. It only work if the headset is connected between pins HPR/HPL and HPCM. As long as the headphone amplifier is powered down, HPCM is biased to 150mV and acting as the sense pin. There is a corresponding interrupt available to be enabled.

Power Save Options

To save power, especially when driving 32 Ohm loads, a reduction of the bias current can be selected. Together with switching off the phantom ground this gives 4 possible operating modes.

Table 16	Headphone Power-Save Options
----------	------------------------------

HPCM_OFF	IBR_HPH	IDD_HPH (typ.)	Load
0	0	2.2mA	16 Ohm
1	0	1.5mA	16 Ohm
0	1	1.5mA	32 Ohm
1	1	1.0mA	32 Ohm

BVDD = 3.3V, T_A= 25°C unless otherwise mentioned

Parameter

Table 17 Power Amplifier Block Characteristics

Symbol	Parameter	Min	Тур	Max	Unit	Note
$R_{L_{HP}}$	Load Impedance	16			Ω	stereo mode
CL_LO	Load Capacitance			100	pF	stereo mode
Php	Nominal Output Power		40mW			RL=16Ω, limiter enabled
			20mW			RL=32Ω, limiter enabled
Php_max	Max. Output Power		60mW			RL=16Ω
			30mW			RL=32Ω
A _{LO}	Programmable Gain	-45.5		+1	dB	
	Gain Steps		1.5		dB	discrete logarithmic gain
						steps
	Gain Step Accuracy		±0.25		dB	
	Over current limit		150		mA	HPR/HPL pins
			300		mA	HPCM pin
PSRRHP	Power Supply Rejection Ratio		90		dB	200Hz-20kHz, 720mVpp,
						RL=16Ω
ALOMUTE	Mute Attenuation		100		dB	

BVDD = 3.3V, T_A= 25°C unless otherwise mentioned

Register Description

Table 18 Headphone Related Register

Name	Base	Offset	Description
HPH_OUT_R	2-wire serial	02h	Right HP Output volume and over-current settings
HPH_OUT_L	2-wire serial	03h	Left HP Output volume settings, enable and detection control
AudioSet_3	2-wire serial	16h	Power save options, common mode buffer
IRQ_ENRD_3	2-wire serial	26h	Interrupt settings for over current and HP detection
	•	•	

9.1.5 DAC, ADC and I2S Digital Audio Interface

Input

The AFE receives serialized audio data for the DAC via pin SDI. The output of the DAC is fed through a volume control to the mixer stage and to the multiplexers of line output and headphone amplifiers.

This serialized audio data is a digital audio data stream with the left and the right audio channels multiplexed into one bit-stream. Via pin LRCLK the alignment clock is input to the DAC digital filters. LRCLK (Left Right Clock) indicates whether the serial bit-stream received via pin SDI, represents right channel or left channel audio data. Via pin SCLK the bit clock for the serial bit-stream is signalled. SDI and LRCLK are synchronous with SCLK. SDI is an inputs; LRCLK and SCLK are either inputs or outputs depending on the master/slave operation mode. SDO is not used.

The volume control has an independent gain regulation for left and right channel with 32 steps @ 1.5dB each. The gain can be set from – 40.5dB to +6dB. The stage is set to mute by default. If the DAC input is not enabled, the volume settings are set to their default values. Changing the volume and mute control can only be done after enabling the input.

Output

This block consists of an audio multiplexer where the signal, which should be recorded, can be selected. The output is then fed through a volume control to the 20 bit ADC. The digital output is done via an I2S interface.

The AFE sends serialized audio data from the ADC via pin SDO. This serialized audio data is a digital audio data stream with the left and the right audio channels multiplexed into one bit-stream. Via pin LRCLK the alignment clock is signalled to the connected devices (e.g. CPU). LRCLK (Left Right Clock) indicates whether the serial bit-stream sent via pin SDI, presents right channel or left channel audio data. Via pin SCLK the bit clock for the serial bit-stream is signalled. SDO and LRCLK are synchronous with SCLK. SDO is an output; LRCLK and SCLK are either inputs or outputs depending on the master/slave operation mode. SDI is not used.

The volume control has an independent gain regulation for left and right channel with 32 steps @ 1.5dB each. The gain can be set from – 34.5dB to +12dB. The stage is set to mute by default. If the ADC output is not enabled, the volume settings are set to their default values. Changing the volume and mute control can only be done after enabling the input.

The I2S output uses the same clocks as the I2S input. The sampling rate therefore depends also on the input sampling rate.

I2S Modes

The AFE can be operated either in Master Mode, Slave Mode or additionally in Slave Mode with the master clock directly signalled via pin PWGD (pin PWGD is multiplexed for I2S Direct Mode). The difference between Master and Slave Mode is whether the AFE or the externally attached decoder/encoder device is generating the interface clocks. The master clock (MCLK) is the necessary internal oversampling clock for the DAC and ADC (e.g. 256*fs, fs=audio sampling frequency).

Due to the internal structure left and right audio samples are exchanged in I2S Direct Mode.

In Slave Mode the PLL generates the master clock based on LRCLK. Thus the PLL needs to be preset to the expected sampling frequency. The ranges are 8kS-12kS (8kHz-12kHz) and 16kS-48kS (16kHz-48kHz). Please refer to register 0x1Dh.

Table 19 I2S Modes

Master Mode



CPU/DSP Decoder/ Encoder

Slave Mode, internal PLL of the AFE generates MCLK



Slave Mode with I2S direct, the master clock is signalled

via pin PWGD

Power Save Options

The bias current of the DAC block can be reduced in three steps down to 50% to reduce the power consumption.

Clock Supervision

The digital audio interface automatically checks the LRCLK. An interrupt can be generated when the state of the LRCLK input changes. A bit in the interrupt register represents the actual state (present or not present) of the LRCLK.

Signal Description

The digital audio interface uses the standard I2S format:

- left justified
- MSB first
- one additional leading bit

The first 18 bits are taken for DAC conversion. The on-chip synchronization circuit allows any bit-count up 32bit. When there are less than 18 bits sampled, the data sample is completed with "0"s. In I2S direct mode the data length has to be minimum 18 bits.

The ADC output is always 20 bit. If more SCLK pulses are provided, only the first 20 will be significant. All following bits will be "0".

SCLK has not to be necessarily synchronous to LRCLK but the high going edge has to be separate from LRCLK edges. The LRCK signal has to be derived from a jitter-free clock source, because the on-chip PLL is generating a clock for the digital filter, which has to be always in correct phase lock condition to the external LRCLK.

Please observe that in slave mode LRCLK has to be activated before enabling the ADC.

In Master Mode operation SCLK has 32 clock cycles for each sample word.

$$SCLK = \frac{MCLK}{4} = \frac{LRCLK * 256}{4} = LRCK * 64$$

Sample Rates

reci

In Master Mode AS3517 allows programming various sample rates. The master clock is generated by the 12-24MHz oscillator. Sampling frequencies from 8kHz to 48kHz can be selected. For certain division ratios between master clock and sample ratio a certain deviation is system inherent.

$$LRCLK = f_{OSC} * \frac{1}{(PLLMode+1)*2} * \frac{1}{RD+2}$$

f_{osc}	Quarzoscillat	or frequency
PLLMode	PLL factor	(1,2)
RD	RateDivider	(0-511)

4	feample (LBCK)	PLL-Mode	RD (Rate Divider)	Deviation
fosc	fsample (LRCK)			
24MHz	48.00kS	1	123	0.00%
24MHz	44.10kS	1	134	0.04%
24MHz	32.00kS	1	186	-0.27%
24MHz	24.00kS	1	248	0.00%
24MHz	22.05kS	1	270	0.04%
24MHz	16.00kS	1	373	0.00%
24MHz	12.00kS	2	248	0.00%
24MHz	11.025kS	2	270	0.04%
24MHz	8.00kS	2	373	0.00%
fosc	fsample (LRCK)	PLL-Mode	RD (Rate Divider)	Deviation
16MHz	48.00kS	1	81	0.40%
16MHz	44.10kS	1	179	-0.33%
16MHz	32.00kS	1	123	0.00%
16MHz	24.00kS	1	165	-0.20%
16MHz	22.05kS	1	179	0.22%
16MHz	16.00kS	1	248	0.00%
16MHz	12.00kS	2	165	-0.20%
16MHz	11.025kS	2	179	0.22%
16MHz	8.00kS	2	248	0.00%
f _{osc}	fsample (LRCK)	PLL-Mode	RD (Rate Divider)	Deviation
12MHz	48.00kS	1	61	-0.79%
12MHz	44.10kS	1	66	0.04%
12MHz	32.00kS	1		
12MHz	24.00kS	1 123		0.00%
12MHz	22.05kS	1	134	0.04%
12MHz	16.00kS	1	185	0.27%
12MHz	12.00kS	2	123	0.00%
12MHz	11.025kS	2	134	0.04%
12MHz	8.00kS	2	185	0.27%

Table 20Table 21 I2S Master clock PLL settings

Parameter

Figure 10 I2S Left Justified Mode



Figure 11 I2S Timing



Table 22Audio Converter Parameter

Symbol	Parameter	Min	Тур	Max	Unit	Note
tsclk	SCLK Cycle Time	160			ns	
tsclкн	SCLK Pulse Width High	80			ns	
tsclkl	SCLK Pulse Width Low	80			ns	
T _{LRSU}	LRCLK Setup Time before	80			ns	
	SCLK rising edge					
T _{LRHD}	LRCLK Hold Time after SCLK	80			ns	
	rising edge					
t _{sdsu}	SDI setup time before SCLK	25		,	ns	
	rising edge					
t _{SDHD}	SDI hold time after SCLK	25			ns	
	rising edge					
tsdod	SDO Delay from SCLK falling			25	ns	
	edge					
t jitter	Jitter of LRCLK	-20		20	ns	internal PLL generates
						MCLK from LRCLK
2S Direct						
Tscd	SCLK delay after MCLK	0.5		1.5	ns	
	rising edge					
T _{LRD}	LRLCK delay after SCLK	0.5		1.5	ns	
	rising edge					
tspsu	SDI setup time before SCLK	5			ns	
	rising edge					
tsdhd	SDI hold time after SCLK	5			ns	
	rising edge					
tsdod	SDO Delay from SCLK falling			15	ns	
	edge					
VI2SH	SCLK, LRCLK, SDI, MCLK	1.02			V	DVDD/2*0.7
	High Input Level					
VI2SL	SCLK, LRCLK, SDI, MCLK			0.42	V	DVDD/2*0.3
	Low Input Level					
Vsdoh	SDO High Output Level	2.6			V	at 2mA
Vsdol	SDO Low Output Level			0.3	V	at 2mA
V _{12SOH}	SCLK, LRCLK, High Output	2.6			V	at 8mA master mode only
	Level					
VI2SOL	SCLK, LRCLK, Low Output			0.3	V	at 8mA master mode only
	Level					

BVDD=3.3V, TA=25°C, Slave Mode, fs=48kHz, MCLK = 256*fs, unless otherwise specified

Register Description

Table 23 Audio Converter Related Register

Name	Base	Offset	Description		
DAC_R	2-wire serial	0Eh	DAC input volume settings		
DAC_L	2-wire serial	0Fh	DAC input volume settings		
ADC_R	2-wire serial	10h	ADC output volume settings, source multiplexer settings		
ADC_L	2-wire serial	11h	ADC output volume settings		
12S	2-wire serial	1Eh	I2S master mode settings		
I2S_PLL_OSC	2-wire serial	1Dh	I2S master mode and PLL settings		
AudioSet_1	2-wire serial	14h	Enable/disable ADC		
AudioSet_2	2-wire serial	15h	Enable/disable DAC and power save options		
AudioSet_3	2-wire serial	16h	Enable/disable mixer input		
IRQ_ENRD_1	2-wire serial	25h	Interrupt settings for LRCK changes		

DAC and ADC have to be enabled in register 14h first before other settings in register 0Eh to 11h can be programmed.

9.1.6 Audio Output Mixer

General

The mixer stage sums up the audio signals of the following stages

- Microphone Input 1 & 2 (stereo microphone)
- Line Input 1
- Line Input 2
- Digital Audio Input (DAC)

The mixing ratios have to be with the volume registers of the corresponding input stages. Please be sure that the input signals of the mixer stage are not higher than 1Vp. If summing up several signals, each individual signal has of course to be accordingly lower. This shall insure that the output signal is also not higher than 1Vp to get a proper signal for the output amplifier.

This stage features an automatic gain control (AGC), which automatically avoids clipping.

Register Description

Audio Mixer Related Register

Name	Base	Offset	Description
AudioSet_2	2-wire serial	15h	Enable/disable mixer stage and AGC
AudioSet_3	2-wire serial	16h	Enable/disable DAC, MIC or Line Inputs to mixer stage

9.1.7 2-Wire-Serial Control Interface

General

There is an I2C slave block implemented to have access to 64 byte of setting information.

The I2C address is: Adr_Group8 - audio processors

- 8Ch_write
- 8Dh_read

Protocol

Tahle 24	I2C Symbol Definitions
10010 24	

Symbol	Definition	R/W (AS3517 Slave)	Note
S	Start condition after stop	R	1 bit
Sr	Repeated start	R	1 bit
DW	Device address for write	R	1000 1100b (8Ch)
DR	Device address for read	R	1000 1101b 8Dh)
WA	Word address	R	8 bit
А	Acknowledge	W	1 bit
Ν	No Acknowledge	R	1 bit
reg_data	Register data/write	R	8 bit
data (n)	Register data/read	W	8 bit
Р	Stop condition	R	1 bit
WA++	Increment word address internally	R	During acknowledge
	AS3517 (=slave) receives data		

AS3517 (=slave) transmits data

Figure 12 Byte Write



Figure 13 Page Write



Byte Write and Page Write formats are used to write data to the slave.

The transmission begins with the START condition, which is generated by the master when the bus is in IDLE state (the bus is free). The device-write address is followed by the word address. After the word address any number of data bytes can be sent to the slave. The word address is incremented internally, in order to write subsequent data bytes on subsequent address locations.

For reading data from the slave device, the master has to change the transfer direction. This can be done either with a repeated START condition followed by the device-read address, or simply with a new transmission START followed by the device-read address, when the bus is in IDLE state. The device-read address is always followed by the 1st register byte transmitted from the slave. In Read Mode any number of subsequent register bytes can be read from the slave. The word address is incremented internally.

Figure 14 Random Read



Random Read and Sequential Read are combined formats. The repeated START condition is used to change the direction after the data transfer from the master.

The word address transfer is initiated with a START condition issued by the master while the bus is idle. The START condition is followed by the device-write address and the word address.

In order to change the data direction a repeated START condition is issued on the 1st SCL pulse after the acknowledge bit of the word address transfer. After the reception of the device-read address, the slave becomes the transmitter. In this state the slave transmits register data located by the previous received word address vector. The master responds to the data byte with a not-acknowledge, and issues a STOP condition on the bus.

Figure 15 Sequential Read



Sequential Read is the extended form of Random Read, as more than one register-data bytes are transferred subsequently. In difference to the Random Read, for a sequential read the transferred register-data bytes are responded by an acknowledge from the master. The number of data bytes transferred in one sequence is unlimited (consider the behaviour of the word-address counter). To terminate the transmission the master has to send a not-acknowledge following the last data byte and generate the STOP condition subsequently.

Figure 16 Current Address Read

< ec



To keep the access time as small as possible, this format allows a read access without the word address transfer in advance to the data transfer. The bus is idle and the master issues a START condition followed by the Device-Read address. Analogous to Random Read, a single byte transfer is terminated with a not-acknowledge after the 1st register byte. Analogous to Sequential Read an unlimited number of data bytes can be transferred, where the data bytes has to be responded with an acknowledge from the master. For termination of the transmission the master sends a not-acknowledge following the last data byte and a subsequent STOP condition.

Parameter

Figure 17 I2C timing



Table 25I2C Operating Conditions

Symbol	Parameter	Min	Тур	Max	Unit	Notes
V _{CSL}	CSCL, CSDA Low Input Level	0	-	0.87	V	(max 30%DVDD)
Vcsh	CSCL, CSDA High Input Level	2.03	-	5.5	V	CSCL, CSDA (min 70%DVDD)
HYST	CSCL, CSDA Input Hysteresis	200	450	800	mV	
Vol	CSDA Low Output Level	-	-	0.4	V	at 3mA
Tsp	Spike insensitivity	50	100	-	ns	
Τ _Η	Clock high time	500			ns	max. 400kHz clock speed
ΤL	Clock low time	500			ns	max. 400kHz clock speed
Tsu		250		-	ns	CSDA has to change Tsetup before rising edge of CSCL
Thd		0	-		ns	No hold time needed for CSDA relative to rising edge of CSCL
TS		200			ns	CSDA H hold time relative to CSDA edge for start/stop/rep_start
T _{PD}	0		50		ns	CSDA prop delay relative to lowgoing edge of CSCL

U

DVDD =2.9V, T_{amb}=25°C; unless otherwise specified

9.2 Power Management Functions

9.2.1 Low Drop Out Regulators

General

These LDO's are designed to supply sensitive analogue circuits, audio devices, AD and DA converters, micro-controller and other peripheral devices. The design is optimised to deliver the best compromise between quiescent current and regulator performance for battery powered devices.

Stability is guaranteed with ceramic output capacitors of 1μ F +/-20% (X5R) or 2.2 μ F +100/-50% (Z5U). The low ESR of these caps ensures low output impedance at high frequencies. Regulation performance is excellent even under low dropout conditions, when the power transistor has to operate in linear mode. Power supply rejection is high enough to suppress high ripple on the battery at the output. The low noise performance allows direct connection of noise sensitive circuits without additional filtering networks. The low impedance of the power device enables the device to deliver up to 150mA even at nearly discharged batteries without any decrease of performance.

Figure 18 LDO Block Diagram



LDO1

This LDO generates the analog supply voltage used for the AFE itself.

- Input voltage is BVDD
- Output voltage is AVDD (typ. 2.9V)
- Driver strength: 200mA

It is set to a fixed output voltage of 2.9V, 200mA_{max}. It supplies the analog part of the AFE. Additional external loads are possible but most not exceed the supply ratings in total together with the operating internal blocks. Further the external load must not induce noise to the sensitive AVDD supply pin.

LDO2

This LDO generates the digital supply voltage used for the AFE itself.

- Input Voltage is BVDD
- Output Voltage is DVDD (typ. 2.9V)
- Driver strength: 200mA

It is set to a fixed output voltage of 2.9V, 200mA_{max}. It supplies the digital part of the AFE. Additional external loads are possible but most not exceed the supply ratings in total together with the operating internal blocks. Further the external load must not induce noise to the DVDD supply pin but is not as critical as AVDD.

LDO3 & LDO4

These LDO can used to generate the periphery voltage for the digital processor or other external components (e.g. ext. DAC, USB-PHY, SD-Cards, NAND-Flashes, FM-Tuner ...)

- Input Voltage BVDD
- Output Voltage is PVDD1 & PVDD2 (1.2 to 3.5V)
- Default value at start-up is defined by VPROG1 and VPROG2 pins
- Driver strength: 200mA

Parameter

Table 26	LDOs Block Characteristics
TADIC 20	LDUS DIUCK CHAIACICHISIICS

Symbol	Parameter	Min	Тур	Max	Unit	Notes
Ron	On resistance			1	Ω	
PSRR	Bower supply rejection ratio		70		dB	f=1kHz
FORK	Power supply rejection ratio		40		dB	f=100kHz
I _{OFF}	Shut down current		100		nA	
Ivdd	Supply current		50		μA	without load
Noise	Output noise		50		μVrms	10Hz < f < 100kHz
t _{start}	Startup time		200		μs	
V _{out_tol}	Output voltage tolerance	-50		50	mV	
			<1		mV	LDO1, Static
$V_{LineReg}$	Line regulation		<10		mV	LDO1, Transient;Slope:
						t _r =10µs
			<1		mV	LDO1, Static
$V_{LoadReg}$	Load regulation		<10		mV	LDO1, Transient;Slope:
						tr=10µs
ILIMIT	Current limitation		400		mA	LDO1, LDO2, LDO3, LDO4

BVDD=4V; I_{LOAD}=150mA; T_{amb}=25°C; C_{LOAD} =2.2µF (Ceramic); unless otherwise specified

Figure 19 Typical Performance Characteristics

Load regulation

recht





Output noise



Output load: 150mA

Load Regulation



output load: 10mA transient input voltage ripple: 500mV

Register Description

Load Regulation



output load: 150mA transient input voltage ripple: 500mV

Name	Base	Offset	Description	
PMU PVDD1	2-wire serial	17h-1	PVDD1 (LDO3) control and voltage settings	
PMU PVDD2	2-wire serial	17h-2	PVDD2 (LDO4) control and voltage settings	
PMU ENABLE	2-wire serial	18h	Enables writings to extended registers 17h-1, 17h-2	

© 2003-2007, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved. www.austriamicrosystems.com Revision 1v3

9.2.2 DCDC Step-Down Converter (3x)

General

These converters are meant to convert the battery voltage down to voltages which fit to the core and peripheral supply voltage requirements for microprocessors.

- Input Voltage BVDDC1, BVDDC2 & BVDDC3 (usually connected to the battery)
- Output Voltage CVDD1, CVDD2 & CVDD3
- output voltage levels can be programmed independently form 0.65V to 3.4V
- the default value at start-up is defined by VPROG1 and VPROG2 pins
- driver strength 250mA (500mA for DCDC 3)

Figure 20 DCDC Step-Down Block Diagram



Functional Description

The step-down converter is a high efficiency fixed frequency current mode regulator. By using low resistance internal PMOS and NMOS switches efficiency up to 97% can be achieved. The fast switching frequency allows using small inductors, without increasing the current ripple. The unique feedback and regulation circuit guarantees optimum load and line regulation over the whole output voltage range, up to an output current of 250mA, with an output capacitor of only 10µF. The implemented current limitation protects the DCDC and the coil during overload condition.

To achieve optimised performance in different applications, adjustable settings allow to compromise between high efficiency and low input, output ripple:

Low ripple, low noise operation:

In this mode there is no minimum coil current necessary before switching off the PMOS. As result, the ON time of the PMOS will be reduced down to tmin_on at no or light load conditions, even if the coil current is very small or the coil current is inverted. This results in a very low ripple and noise, but decreased efficiency, at light loads, especially at low input to output voltage differences. Especially in the case of an inverted coil current the regulator will not operate in pulse skip mode.
Figure 21 – DCDC buck with disabled current force / pulse skip mode



1: LXC1 voltage, 2:coil current (1mV=1mA) 3: output voltage

High efficiency operation:

In this mode there is a minimum coil current necessary before switching off the PMOS. As result, fewer pulses at low output loads are necessary, and therefore the efficiency at low output load is increased. On the other hand the output voltage ripple increases, and the noisy pulse skip operation is on up to a higher output current.

Figure 22 – DCDC buck with enabled current force / pulse skip mode



1: LXC1 voltage, 2:coil current (1mV=1mA) 3: output voltage

It's also possible to switch between these two modes dynamically during operation:

100% PMOS ON mode for low dropout regulation:

For low input to output voltage difference the DCDC converter can use 100% duty cycle for the PMOS transistor, which is then in LDO mode. This feature is enabled if the output voltage drops by more than 4%.

Parameter

Table 28 DCDC Buck Typical Performance Parameter

Symbol	Parameter	Min	Тур	Max	Unit	Notes
Vin	Input voltage	3.0		5.5	V	BVDD
Vout	Regulated output voltage	0.65		3.4	V	
VOUT_tol	Output voltage tolerance	-50		50	mV	
l	Maximum Load current		250		mA	DCDC 1&2
Iload	Maximum Load current		500		mA	DCDC 3
	Querra et lissit		450		mA	DCDC 1&2
Ilimit	Current limit		800		mA	DCDC 3
Р	P-Switch ON resistance		0.5	0.7	Ω	BVDD=3.0V; DCDC 1&2
R _{PSW}	P-Switch ON resistance		0.34	0.7	Ω	BVDD=3.0V; DCDC 3
D	N-Switch ON resistance		0.5	0.7	Ω	BVDD=3.0V; DCDC 1&2
R _{NSW}	N-Switch ON resistance		0.37	0.7	Ω	BVDD=3.0V; DCDC 3
fsw	Switching frequency		1.2		MHz	
fswsc	Switching frequency		0.6		MHz	in shortcut case
Cout	Output capacitor		10		μF	Ceramic, +/- 10% tolerance
Lx	Inductor	3.3		4.7	μH	+/- 10% tolerance
η _{eff}	Efficiency		97		%	lout=100mA, Vout=3.0V
			220		μA	Operating current without load
Ivdd	Current consumption		100			Low power mode current
			0.1			Shutdown current
tmin_on	Minimum on time		80		ns	
t _{min_off}	Minimum off time		40		ns	
VLineReg	Line regulation		2		mV	Static
			10		mV	Transient; Slope: t _r =10µs,
						100mV step, 200mA load
V_{LoadReg}	Load regulation		5		mV	Static
			50		mV	Transient; Slope: t _r =10µs,
						100mA step

BVDD=3.6V; Tamb=25°C; unless otherwise specified

Figure 23 DCDC Step-down Performance Characteristics









Register Description

Table 29 DCDC Buck Related Register

Name	Base	Offset	Description
PMU CVDD1	2-wire serial	17h-3	CVDD1 (DCDC1) control and voltage settings
PMU CVDD2	2-wire serial	17h-4	CVDD2 (DCDC2) control and voltage settings
PMU CVDD3	2-wire serial	17h-5	CVDD2 (DCDC2) control and voltage settings
PMU ENABLE	2-wire serial	18h	Enables writings to extended registers 17h-3, 17h-4

9.2.3 Charger

General

This block can be used to charge a 4V Li-lo accumulator. It supports constant current and constant voltage charging modes with adjustable charging currents (50 to 400mA) and maximum charging voltage (3.9 to 4.25V).





Trickle Charge

If BVDD is below 3V in systems where the battery is not separated from BVDD, the charger goes automatically in trickle charge mode with 50mA charging current and 3.9V endpoint voltage. In this mode charging current and voltage are not precise, but provide a charger function also for deep discharged batteries. The temperature supervision is not enabled in trickle charge mode.

As soon as BVDD reaches 3V the AFE switches on and starts-up the regulators with the power-up sequence selected by pins VPRG1 and VPRG2. Afterwards the CPU can set the modes and the charging currents via the 2-wire serial interface.

If the battery (CHGOUT) voltage is below 2.9V the charging current cannot be set higher than 50mA, also when using a battery separation circuit to supply the AFE (BVDD) from USB or another voltage source.

Temperature Supervision

This charger block also features a 15uA supply for an external 100k NTC resistor to measure the battery temperature while charging. If the temperature is too high (>45°C), an interrupt can be generated. If the battery temperature drops below 42°C the charger will start charging again. The temperature supervision is not enabled in trickle charge mode.

If the NTC resistor does not have $100k\Omega$ its value can be corrected with a resistor in series or in parallel.

Parameter

Table 30Charger Parameter

Symbol	Parameter	Min	Тур	Max	Unit	Notes
ICHG_trick	Charging Current	37	68	111	mA	BVDD<=3V, CHGIN = 5.5V
	(trickle charge)	17	32	55	mA	BVDD<=3V, CHGIN = 4.0V
VCHG_trick	Charger Endpoint Voltage (trickle	0.70*	0.72*	0.74*	V	BVDD<=3V, CHGIN = 4.4V
	charge)	CHGIN	CHGIN	CHGIN		
Існд (0-7)	Charging Current	Ілом	Ілом	Ілом	mA	BVDD > 3V
		-20%		+20%		
Vснд (0-7)	Charging Voltage	VNOM	VNOM	VNOM	V	BVDD > 3V, end of charge is true
		-50mV		+30mV		
Von_abs	Charger On Voltage IRQ		3.1	4.0	V	BVDD = 3V
Von_rel	Charger On Voltage IRQ		170	240	mV	CHGIN-CHGOUT
Voff_rel	Charger Off Voltage IRQ	40	77		mV	CHGIN-CHGOUT
VBATEMP_ON	Battery Temp. high level (45°C)		610		mV	BVDD >3V
VBATEMP_OFF	Battery Temp. low level (42°C)		700		mV	BVDD >3V
I _{CHG_OFF}	End Of Charge current level	5%	10%	15%	mA	BVDD >3V
		Ілом	Ілом	Ілом		
IREV_OFF	Reverse current shut down		<1		uA	BVDD = 5V, CHGIN open

BVDD=3.6V; Tamb=25°C; unless otherwise specified

Register Description

Leck

Table 31 Charger Related Register

Name	Base	Offset	Description
CHARGER	2-wire serial	22h	Charger voltage, current and temp. supervision control
IRQ_ENRD_2	2-wire serial	25h	Enable/disable EOC and battery over-temperature interrupt
			Read out charger status

© 2003-2007, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved. www.austriamicrosystems.com Revision 1v3

9.2.4 15V Step-Up Converter

General

The integrated Step-Up DC/DC Converter is a high efficiency current-mode PWM regulator, providing an output voltage up to 15V. A constant switching-frequency results in a low noise on supply and output voltages. When using an additional transistor the output voltage can be up to 25V to drive 6 white LED in series.

It has an adjustable sink current (1.25 to 37.5mA) to provide e.g. dimming function when driving white LEDs as back-light.

Figure 25 DCDC15 Block Diagram



Parameter

Table 32	15V Step-Up Converter Parameter
----------	---------------------------------

Symbol	Parameter	Min	Тур	Max	Unit	Notes
Vsw	High Voltage Pin	0		15	V	Pin SW15
Ivdd	Quiescent Current		140		μA	Pulse Skipping mode
V _{FB}	Feedback Voltage, Transient	0		5.5	V	Pin ISINK
V _{FB}	Feedback Voltage, during Regulation	0.65	0.83	1.0	V	Pin ISINK
Isw_max	Current Limit	350	510	750	mA	V15_ON = 1
Rsw	Switch Resistance		0.85	1.54	Ω	V15_ON = 0
ILOAD	Load Current	0		45	mA	@ 15V output voltage
VPULSESKIP	Pulse-skip Threshold	1.2	1.33	1.5	V	Voltage at pin ISINK, pulse skips are introduces when load current becomes too low.
Fin	Fixed Switching Frequency	0.5	0.55	0.6	MHz	
Соит	Output Capacitor		1		μF	Ceramic
L (Inductor)	I _{LOAD} > 20mA	17	22	27	μH	Use inductors with small C _{PARASITIC} (<100pF) for high efficency
	I _{LOAD} < 20mA	8	10	27		
t _{MIN_ON}	Minimum On-Time	90		180	ns	Guaranteed per design
MDC	Maximum Duty Cycle	85	91	98	%	Guaranteed per design

BVDD=3.6V; Tamb=25°C; unless otherwise specified

austriamicrosystems

Figure 26 15V Step-Up Performance Characteristics



Register Description

10

Table 33 15V Step-Up Related Register

Name	Base	Offset	Description
DCDC15	2-wire serial	1Bh	DCDC15 current and dimming control

9.2.5 USB VBUS Supply

The VBUS voltage converter consists out of a charge pump and a DCDC converter. These 2 blocks share common pins. The charge pump (CP) and is used as USB-OTG (on the go) supply (5V/8mA) and the DCDC step-up converter provides the USB-HOST supply (5V /500mA). Depending on the external configuration either CP mode or DCDC mode is selected. Be aware that only one block can be used in one application. The following description shows how each block operates and how the circuit should be configured.

Additional the USB VBUS generation block features a VBUS comparator to detect different VBUS levels thus complies to SRP (session request protocol) and HNP (host negotiation protocol).

VBUS DCDC (USB Host Supply)

With the pin USBH_CSP connected to the battery voltage the mode USB-HOST mode is selected. This means the DCDC converter supplies 5V and up to 500mA.

For device safety an external PMOS switch is necessary in the case of a short-circuit condition on the VBUS pin. With this PMOS the device can shut off the path between battery and output. During start-up the PMOS switch will be opened very slowly by discharging his gate with a small current sink. Depending on the value of the Gate-Source Capacitance and the start-up time, different current values for the current sink can be programmed.

During start-up and operation the DCDC also monitors the current over the sense resistor. If the current limit will be reached during startup the DCDC will generate an interrupt signal after 5.3usec de-bounce time. If this over-current condition is still present after 85µs the DCDC converter will be shut off by resetting its register. During start-up, however, an interrupt will be masked until pin USBH_PG is lower than 1V.





VBUS Charge Pump (USB OTG Supply)

With the pin USBH_CSN and USBH_CSP connected to ground the USB-OTG mode is selected. In this mode the charge pump supplies 5V and 8mA. The charge pump uses the QLDO2 voltage as input and doubles its voltage with the help of the flying capacitor between CP_CP and CN_GEXT to its output VBUS. If the pulse skip bit is set in the related register, the charge pump switches to pulse skip mode for improved efficiency. Enabled pulse skip mode, however, compromises with a higher output voltage ripple.





Parameter

Table 34 VBUS Generation Parameter

Symbol	Parameter	Min	Тур	Max	Unit	Note
CP Mode						
Ісроит	Output Current			8	mA	@ 4.7V output voltage
Ivdd	Quiescent Current		600		μA	
Vcpout	Output Voltage	4.7	5.0	5.3	V	CFLY=100nF,ICPOUT=08mA
Fin	Switching frequency		375		kHz	
Cfly	External flying capacitor		100		nF	ceramic, low ESR capacitor between CP_CP and CN_GEXT
Cstore	External storage capacitor	1	2.2		uF	ceramic, low ESR capacitor between VBUS and VSS
DCDC Mod	de 🖌			•		
Ivdd	Quiescent Current		140		μA	Pulse Skipping mode
V_{Rsense_max}	Current Limit at R _{sense}		100		mV	e.g.: 1A for 0.1 Ohm sense resistor
ILOAD	Load Current	0		500	mA	@ 5V output voltage
fin	Fixed Switching Frequency		750		KHz	
tmin_on	Minimum On-Time		130		ns	
MDC	Maximum Duty Cycle		91		%	
Соит	Output Capacitor		4.7		μF	Ceramic, +/-20%
L	Inductor		10		μH	Use inductors with small CPARASITIC (<100pF) for high efficiency
Nsw	NMOS switch					ON-resistance of external switching transistor max. 1Ω
Psw	PMOS switch					ON-resistance of external PMOS transistor as low as possible, because of efficiency
Rsense	Current Limit Sense Resistor		100		mΩ	e.g.: 1A for 0.1 Ohm sense resistor

BVDD=3.3V, TA=25°C, unless otherwise specified

austriamicrosystems

Figure 29 15V Step-Up Performance Characteristics



2

Lecy

Register Description

Table 35 USB VBUS Related Registers

Name	Base	Offset	Description
PMU VBUS	2-wire serial	1Ah	DCDC and CP control, VBUS comparator settings
PMU VBUS	2-wire serial		DEBC and CP control, VBUS comparator settings
	÷ C		

9.3 SYSTEM Functions

9.3.1 SYSTEM

General

The system block handles the power up, power down and regulator voltage settings of the AFE.

Power Up Conditions

The chip powers up when on of the following condition is true:

- High signal on the PWR_UP pin (>80ms, >1V & >1/3 BVDD)
- Rising edge on the VBUS pin (USB plug in: >80ms, BVDD>3V, VBUS>4.5V)
- Rising edge on the CHGIN pin (charger plug in: >80ms, BVDD>3V, CHGIN>4.0V)
- Rising edge on the RTCSUP and consequently on RVDD pin (RTCSUP > 1.35V, BVDD >3V)
- RTC wake-up: The auto wake-up timer is internally connected to the Power-up and Hibernation Control block.

To hold the chip in power up mode the PWR_HOLD bit in the SYSTEM register (0x20h) is set.

Power Down Conditions

The chip automatically shuts off if one of the following conditions arises:

- Clearing the PWR_HOLD bit in SYSTEM register (0x20h)
- I2C watchdog power down(no serial reading for >1s, has to be enabled)
- Heartbeat watchdog via pin HBT(no watchdog reset via HBT pin for > 500ms, has to be enabled)
 Please note, that when using power-up sequence 16 to 25 no power down is performed but a reset puls (86us typ, 60us min) will be performed.
- BVDD drops below the minimum threshold voltage (<2.7V)
- LDO or step down converter output voltage drop below a programmable level (has to be enabled)
- Junction temperature reaches maximum threshold, set in SUPERVISOR register (0x24h)
- High signal on the PWR_UP pin for more than (>5.4s, >1V & >1/3 BVDD). With setting SD_TIME bit in register 24h the time can be doubled.

XRES/ PWGD 4th 8th

4th 8th 8th 8th 8th 8th

> * 8th

* 8th

* 8th

8th 8th

8th

8th

Start-up Sequence

The AFE offers 25 different power-up sequences. The specific start-up sequence can be selected via VPRG1 and VPROG2 pin. Each pin detects 5 logical input states which shall come from an external resistor divider network.

At first, LDO1 (AVDD) and LDO2 (DVDD) is powering up. This cannot be influenced with the selection of specific sequences below. LDO1 and LDO2 are necessary for the internal supply of the AFE.

After power-up sequence selected by pin VPRG1, all voltage settings and power on/off conditions of the described regulators can be programmed via the serial interface.

#	VPRG2	VPRG1	DCD	C1	DCD	C2	DCD	C3	DCD	C4	DCD	C15	LD	O 3	LD	04	XRI
			CVD	D1	CVD	D2	CVD	D3	VBL	JS	VL	ED	PV	DD1	PV	DD2	PW
1	open	open	1,2V	3rd	3,3V	2nd	3,3V	1st		Х		Х		Х		Х	4th
2	open	vdd	1,2V	3rd	2,5V	2nd	3,3V	1st		Х		Х		х		Х	4th
3	open	150k-vdd	1,2V	3rd	2,5V	2nd		х		Х		Х	3,3V	1st		X	4th
4	open	150k-vss	1,2V	3rd	1,8V	2nd		х		Х		Х	3,3V	1st		x	4th
5	open	VSS	1,2V	3rd		х		х		х		х	3,3V	1st	2,5V	2nd	4th
6	150k-vdd	open	1,5V	3rd	3,3V	2nd	3,3V	1st		Х		Х		X		Х	4th
7	150k-vdd	vdd	1,5V	3rd	2,5V	2nd	3,3V	1st		Х		Х		Х		X	4th
8	150k-vdd	150k-vdd	1,5V	3nd	2,5V	2nd		Х		х		Х	3,3V	1st		Х	4th
9	150k-vdd	150k-vss	1,5V	3rd	1,8V	2nd		х		Х		Х	3,3V	1st		Х	4th
10	150k-vdd	VSS	1,5V	3rd		Х		х		Х		Х	3,3V	1st	2,5V	2nd	4th
11	vdd	open	1,8V	3rd	3,3V	2nd	3,3V	1st		Х		x		х		Х	4th
12	vdd	vdd	1,8V	3rd	2,5V	2nd	3,3V	1st		Х		Х		Х		Х	4th
13	vdd	150k-vdd	1,8V	3nd	2,5V	2nd		X		Х		X	3,3V	1st		Х	4th
14	vdd	150k-vss	1,8V	3rd	1,8V	2nd		X		X		Х	3,3V	1st		Х	4th
15	vdd	VSS	1,8V	3rd		x		х		X		х	3,3V	1st	2,5V	2nd	4th
16	VSS	open	1,2V	1st	1,8V	2nd	3,3V	3rd	5,0V	5th	5mA	5th	3,0V	6th	3,0V	7th	*
17	VSS	vdd	1,2V	1st	1,8V	2nd	3,0V	3rd	5,0V	5th	5mA	5th	3,0V	6th	3,0V	7th	*
18	VSS	150k-vdd	1,2V	1st	2,5V	2nd	3,3V	3rd	5,0V	5th	5mA	5th	3,0V	6th	3,0V	7th	*
19	VSS	150k-vss	1,8V	1st	2,5V	2nd	3,3V	3rd	5,0V	5th	5mA	5th	3,0V	6th	3,0V	7th	*
20	VSS	VSS	1,8V	1st	3,3	2nd	3,3V	3rd	5,0V	5th	5mA	5th	3,0V	6th	3,0V	7th	*
21	150k-vss	open	1,2V	3rd	1,8V	2nd	3,3V	1st	5,0V	5th	5mA	5th	3,0V	6th	3,0V	7th	*
22	150k-vss	vdd	1,2V	3rd	1,8V	2nd	3,0V	1st	5,0V	5th	5mA	5th	3,0V	6th	3,0V	7th	*
23	150k-vss	150k-vdd	1,2V	3rd	2,5V	2nd	3,3V	1st	5,0V	5th	5mA	5th	3,0V	6th	3,0V	7th	*
24	150k-vss	150k-vss	1,8V	3rd	2,5V	2nd	3,3V	1st	5,0V	5th	5mA	5th	3,0V	6th	3,0V	7th	*
25	150k-vss	VSS	1,8V	3rd	3,3	2nd	3,3V	1st	5,0V	5th	5mA	5th	3,0V	6th	3,0V	7th	*

Table 36 Start-up Modes

rechi

*... in Special Mode the XRES is going High 85us (min 60us) after PwrUp key is released

x ... means that this regulator is not started with the start-up sequencer but has to be turned on by the 2-wire serial interface when needed.

Figure 30 Power Up Timing



Register Description

< ec

Table 37 System Related Register

Name	Base	Offset	Description
SYSTEM	2-wire serial	20h	Watchdog and Over-temperature control, Power down enable
IRQ_ENRD_1	2-wire serial	24h	Enable/disable wake-up interrupts, set shut-down time
IRQ_ENRD_3	2-wire serial	26h	Enable/disable junction temperature interrupt

9.3.2 Hibernation

General

Hibernation allows shutting down a part or the complete system. Hibernation can be terminated by every possible interrupt of the AFE. E.g. one can use the RTC for a time triggered wake-up. The interrupt has to be enabled before going to hibernation

Table 38	Hibernation Modes
----------	-------------------

Modes	VPRG2	Action	KeepBit	LDOs	DCDCs	VBUS	DCDC15V
1-15	VDD	Hib. with Default	OFF	OFF	OFF	OFF	OFF
	150k-	Cancel Hibernation	OFF	Default	Default	OFF	OFF
	VDD	Hib. with Modif Settings	OFF	OFF	OFF	No Change	No Change
	OPEN	Cancel Hibernation	OFF	As Before	As Before	No Change	No Change
		Hib. with Modif Settings	ON	No Change	No Change	No Change	No Change
		Cancel Hibernation	ON	No Change	No Change	No Change	No Change
16-25	VSS	Hib. with Default	OFF	OFF	OFF	Stays ON	OFF
	150k-	Cancel Hibernation	OFF	Default	Default	Default	Default
	VSS	Hib. with Modif Settings	OFF	OFF	OFF	No Change	OFF
		Cancel Hibernation	OFF	As Before	As Before	ON	As Before
		Hib. with Modif Settings	ON	No Change	No Change	No Change	No Change
		Cancel Hibernation	ON	No Change	No Change	No Change	No Change

"Hibernation with Default" means that, the voltage of the power supply is determined by VPROG1 pin.

"Hibernation with Modified Settings" means, that the voltage of the power supply is controlled by register settings.

Figure 31 Hibernate Timing



Register Description

Table 39Hibernation Related Register

Name	Base	Offset	Description
PMU Hibernate	2-wire serial	17h-6	Hibernation control
PMU ENABLE	2-wire serial	18h	Enables writings to extended register 17h-6

9.3.3 Supervisor

General

This supervisor function can be used for automatic detection of BVDD brown out or junction over-temperature condition.

BVDD Supervision

The supervision level can be set in 8 steps @ 60mV from 2.74 to 3.16V. If the level is reached an interrupt can be generated. If BVDD reaches 2.7V the AFE shuts down automatically.

Junction Temperature Supervision

The temperature supervision level can also be set by 5 bits (120 to -15° C). If the temperature reaches this level, an interrupt can be generated. The over-temperature shutdown level is always 20°C higher.

Power Rail Monitoring

The 4 main regulators have an extra monitor which measures the output voltage of the regulator. This power rail monitors are independent from the 10bit ADC. To activate these please see related registers.

Register Description

Table 40 Supervisor Related Register

Name	Base	Offset	Description
SUPERVISOR	2-wire serial	21h	Battery and junction temperature supervision threshold levels
IRQ_ENRD_0	2-wire serial	23h	Enable/disable PVDD/CVDD monitoring interrupt and shutdown
IRQ_ENRD_1	2-wire serial	24h	Enable/disable PVDD/CVDD monitoring interrupt and shutdown
IRQ_ENRD_2	2-wire serial	25h	Enable/disable battery brown out interrupt
IRQ_ENRD_3	2-wire serial	26h	Enable/disable junction temperature interrupt
	2		

© 2003-2007, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved. www.austriamicrosystems.com Revision 1v3

9.3.4 Interrupt Generation

General

All interrupt sources can get enabled or disabled by corresponding bits in the 5 IRQ-bytes. By default no interrupt source is enabled.

The XIRQ output can get configured to be PUSH/PULL or OPEN_DRAIN and ACTIVE_HIGH or ACTIVE LOW with 2 bits in IRQ_ENRD_4 register (27h). Default state is open drain and active_low.

IRQ Source Interpretation

There are 3 different modules to process interrupt sources:

LEVEL

The IRQ output is kept active as long as the interrupt source is present and this IRQ-Bit is enabled

EDGE

The IRQ gets active with a high going edge of this source. The IRQ stays active until the corresponding IRQ-Register gets read.

STATUS CHANGE

The IRQ gets active when the source-state changes. The change bit and the status can be read to notice which interrupt was the source. The IRQ stays active until the corresponding interrupt register gets read.

De-bouncer

There is a de-bounce function implemented for USB and CHARGER. Since these 2 signals can be unstable for the phase of plug-in or unplug, a de-bounce time of 512ms/256ms/128ms can be selected by 2 bits in the IRQ_ENRD_4 register (27h).

Interrupt Sources

18 IRQ events will activate the XIRQ pin:

- headphone connected
- Microphone 1 connected
- Microphone 2 connected
- Microphone 1 remote control
- Microphone 2 remote control
- Voice activation threshold reached
- RTC sec/min elapsed
- 10bit ADC end of conversion
- I²S changed
- USB changed
- Charger changed
- End of charge (at 10% of programmed current)
- Battery temperature high (at 42°C and 45°C with 100kΩ NTC)
- RVDD low (e.g. after battery was changed)
- Battery low (Brown-out voltage reached)
- wake-up from hibernation
- power-up key (pin PWRUP) pressed
- power rail monitor: PVDD1, PVDD2, CVDD1, CVDD2

9.3.5 Real Time Clock

General

The real time clock block is an independent block, which is still working even when the chip is shut down. The only condition for this operation is that BVDDR has a voltage of above 1.0V. The block uses a standard 32kHz crystal that is connected to a low power oscillator. The total power consumption is typ. 12µA. (Q32k clock buffer not operating)

The RTC seconds counter is 32bit wide and can be programmed via the 2-wire serial interface. The RTC can deliver a seconds or minutes interrupt.

Another 23bit wide counter allows auto wake-up (max. after 96 days). This counter is internally connected to the power-up and hibernation control block.

The RTC voltage regulator (RVDD) further supplies a 128bit SRAM. It can be used to store settings or data before shutdown.

Clock adjustment

The RTC clock is adjustable in steps of 7.6ppm which allows the use of inexpensive 32kHz crystals. The nominal frequency shall be 32.768Hz. This frequency is divided down to 0.25Hz:

f = 32.768 / (4*32*1024)

At the input of this divider one can add corrective counts, which allow to correct an inaccurate crystal in a range from -64 counts (=-488ppm) to +63 counts (=+480ppm):

fcorrected = fcrystal / [(4*32*1024)-64+RTC_TBC]

Register Description

Table 41 RTC Related Register

Name	Base	Offset	Description
RTCV	2-wire serial	28h	RTC oscillator and counter enable
RTCT	2-wire serial	29h	RTC interrupt and time correction settings
RTC_0 to RTC_3	2-wire serial	2Ah to 2Dh	RTC time-base seconds registers
RTC_WakeUp	2-wire serial	19h	RTC wake-up settings and SDRAM access
IRQ_ENRD_2	2-wire serial	25h	Interrupt settings for RVDD under-voltage detection
IRQ_ENRD_4	2-wire serial	27h	Interrupt settings for getting a second or minute interrupt

XO	

9.3.6 10-Bit ADC

General

This general purpose ADC can be used for measuring several voltages and currents to perform functions like battery monitor, temperature supervision, button press detection, etc..

Input Sources

Table 42 ADC10 Input Sources

Nr.	Source	Range	LSB	Description
0	CHGOUT	5.120V	5mV	check battery voltage of 4V Lilo accumulator
1	BVDDR	5.120V	5mV	check RTC backup battery voltage (connected to BVDD inside the
				package)
2		5.120V	5mV	Source defined by DC_TEST in register 0x18
3	CHGIN	5.120V	5mV	check charger input voltage
4	VBUS	5.120V	5mV	check USB input voltage
5	BatTemp	2.560V	2.5mV	check battery charging temperature
6	MIC1S	2.560V	2.5mV	check voltage on MIC1S for remote control or external voltage
				measurement
7	MIC2S	2.560V	2.5mV	check voltage on MIC1S for remote control or external voltage
				measurement
8	VBE_1uA	1.024	1mV	measuring basis-emitter voltage of temperature sense transistor;
				Tj = 0.5*[ADC_bit0:bit9] – 565/2
9	VBE_2uA	1.024	1mV	measuring basis-emitter voltage of temperature sense transistor;
				Tj = 0.5*[ADC_bit0:bit9] - 575/2
10	I_MIC1S	1.024mA typ.	2.0uA	check current of MIC1S for remote control detection
11	I_MIC2S	1.024mA typ.	2.0uA	check current of MIC2S for remote control detection
12	RVDD	2.560V	2.5mV	check RTC supply voltage
1315	Reserved	1.024V	1mV	for testing purpose only

Reference

AVDD=2.9V is used as reference to the ADC. AVDD is trimmed to +/-20mV with over all precision of +/-29mV. So the absolute accuracy is +/-1%.

Parameter

Table 43 ADC10 Parameter

Symbol	Parameter	Min	Тур	Max	Unit	Notes
R _{DIV}	Input Divider Resistance	138k	180k	234k	Ω	CHGOUT, BVDDR, VBUS, CHGIN
ADCFS	ADC Full Scale Range	2.534	2.56	2.586	V	
Ratio1	Division Factor 1	0.198	0.2	0.202	1	CHGOUT, BVDDR, VBUS, CHGIN
Ratio2	Division Factor 2	0.396	0.4	0.404	1	RVDD, BATTEMP, MIC1S, MIC2S
Gain	ADC Gain Stage	2.475	2.5	2.525	V	
TCON	Conversion Time	-	34	50	μs	
I_MIC _{FS}	I_MICS Full Scale Range	0.7	1.0	1.4	mA	

BVDD=3.6V; Tamb=25°C; unless otherwise specified

Register Description

Table 44 ADC10 Related Register

Name	Base	Offset	Description
ADC_0	2-wire serial	2Eh	ADC source selection, ADC result<9:8>
ADC_1	2 wire serial	2Fh	ADC result <7:0>
IRQ_ENRD_4	2-wire serial	27h	Interrupt settings for end of conversion interrupt
PMU_ENABLE	2-wire serial	18h	Extended ADC source selection

9.3.7 Unique ID Code (64 bit OTP ROM)

General

This fuse array is used to store a unique identification number, which can be used for DRM issues. The number is generated and programmed during the production process.

Register Description

Table 45 UID Related Register

Name	Base	Offset	Description	
UID_0 to UID_7	2-wire serial	38h to 3Fh	Unique ID register 0 to 7	

9.4 Register Description

Table 46 I2C Register Overview

Addr	Name	D<7>	D<6>	D<5>	D<4>	D<3>	D<2>	D<1>	D<0>
00h	LINE_OUT1_R	LO1 MUX E	3	-	LO1R_VOL		I		_
		0:SUM_Stereo; 2:ADC_IN; 3:D	1:SUM_MDiff		-	1UX_B to LC)UT1R= (-40.	5dB +6dB)	
		0	0	0	0	0	0	0	0
01h LINE_OUT1_L		-	MUTE_OFF	-	LO1L_VOL				
			_J		Gain from M	IUX_B to LC	0UT1L= (-40.5	5dB +6dB)	
		0	0	0	0	0	0	0	0
02h	HPH_OUT_R	HP_OVC_TO		DAC_	HPR_VOL				
		0: 256ms; 1: 12		DIRECT	Gain from M	IUX_C to HF	PR= (-45.43dl	3 +1.07dB)	
		2: 512ms; (3: 0	ms)	0	0				10
0.2 h						U	0	U	U
03h	HPH_OUT_L	MUTE_ON_	HP_UN	HPDET_ON					
		ĸ			Gain from N	IUX_C to HE	PL= (-45.43dE	3 +1.07dB)	
0.41			0	0		0	0	0	0
04h	LINE_OUT2_R			-	LO2R_VOL				
		0: MIC1; 2: MIC			Gain from M	IUX_D to LC)UT2R= (-40.	5dB +6dB)	
		1:MIC1_MDiff;	3: Stereo_MIC	0	0	10	0	10	0
05h	LINE_OUT2_L	-	MUTE_OFF	-	LO2L VOL	0	0	10	10
0011					= /		1172 - (40)		
		0	L	0			OUT2L= (-40.8	DUB +00B)	10
065	MIC1 D	MIC1 ACC		U		10	0	0	0
06h	MIC1_R	MIC1_AGC	PRE1_GAIN		M1R_VOL				
		_OFF	0: 28dB; 1: 34d 2: 40dB	D	Gain from M	licAmp (N6)	to Mixer (N1	5) = (-40.5dB	+6.0dB)
		0	0	0	0	0	0	0	0
07h	MIC1_L	M1SUP	MUTE_OFF	BDFT1	M1L_VOL			0	0
,,,,,	MICI_L	OFF	E	OFF		licAmp (N6)	to Mixor (N1)	4) = (-40.5dB	+6 0dB)
		_011		0				+) = (=+0.50D	
08h	MIC2_R	MIC2_AGC	PRE2_GAIN	U	M2R_VOL		V	V	0
0011	MI02_I	_OFF	0: 28dB; 1: 34d		—	lioAmp (NIA)	to Mixor (N11	2) = (-40.5dB	
			2: 40dB		Gain noin w	ncAmp (N4)		2) - (-40.506	+0.00B)
		0	0	0	0	0	0	0	0
09h	MIC2_L	M2SUP	MUTE_OFF	RDET2_	M2L_VOL				
		OFF	D	OFF	Gain from M	licAmp (N4)	to Mixer In (N13)= (-40.5c	IB +6.0dB)
		0	0	0	0	0	0	0	0
0Ah	Line_IN1_R	-	-	MUTE_OFF	LI1R_VOL	•			
				в		IN1R to Mix	er (N10)= (-3	4.5dB +12c	1B)
		0	0	0	0	0	0	0	0
0Bh	Line_IN1_L	LI1_MODE		MUTE_OFF	LI1L VOL		1		
		00: SE_Sterep;	01: MonoDiff	G	—	IN11 to Mixe	er (N17)= (-34	I.5dB +12d	B)
		10: SE_Mono					. ()		-)
		0	0	0	0	0	0	0	0
0Ch	Line_IN2_R	-	-	MUTE_OFF					
				_C	Gain from L	IN2R to Mix	er (N11)= (-3-	4.5dB +12d	lB)
		0	0	0	0	0	0	0	0
0Dh	Line_IN2_L	LI2_MODE		MUTE_OFF	_				
		00: SE_Sterep;	01: MonoDiff	_F	Gain from L	IN2L to Mixe	er (N16)= (-34	1.5dB +12d	B)
		10: SE_Mono	1.		-	1.			
0.51		0	0	0		0	0	0	0
0Eh	DAC_R	-	-	-	DAR_VOL				
		-			Gain from D	DAC (N19) to	Mixer/MUX (N23)= (-40.50	dB +6dB)
		0	0	0	0	0	0	0	0
0Fh	DAC_L	-	MUTE_OFF	-	DAL_VOL				
			_H		Gain from D	AC (N22) to	Mixer/MUX (N26) = (-40.5	dB +6dB)
		0	0	0	0	0	0	0	0
10h	ADC_R	ADC_MUX_	A	-	ADR_VOL				
		0: Stereo_Mic;			Gain from M	IUX_A to AD	DC (N9) = (-34	1.5dB +12d	IB)
		2: LineIN_2; 3:	AudioSUM						
		10	10	0	0	0	0	0	0

Addr	Name		D<6>	D<5>	D<4>	D<3>	D<2>	D<1>	D<0>
11h	ADC_L	-	MUTE_OFF	-	ADL_VOL				
		_A			Gain from M	UX_A to ADO	C (N18) = (-3	4.5dB +12	dB)
		0	0	0	0	0	0	0	0
12h-1	OutContr1	DRIVE_PWG	D	MUX_PWGD)	DRIVE_Q32	K	MUX_Q32K	
		0: 12mA OD; 1:		0: PWGD; 1: PV		0: 12mA PP; 1:		0: Q32K; 1: PW	М
		2: 4mA PP; 3: 2		2: SPDIF; 3: PL	L clock	2: 4mA PP; 3: 2	2mA PP	2: SPDIF; 3: PL	
		-	0	0	0	0	0	0	0
12h-2	OutContr2_SP			MUX_Q24M	_	SPDIF_	SPDIF_	SPDIF_CNTI	
		0: 12mA PP; 1:		0: Q24	COPY_OK	MCLK_INV	INVALID	0: OFF; 1: 32kS	
		2: 4mA PP; 3: 2 0	0 ma PP	1: PLL clock	0	0	0	2: 44.1kS; 3: 48 0	0
12h-3	PWM	-	。 PWM_CYCL	F	0	0	0	0	0
211-0			_		I_CYCLE * 0.393	37%			4
			0		0	0	0	0	0
14h	AudioSet_1	ADC_R_ON			-	LIN2_ON	LIN1_ON	MIC2_ON	MIC1_ON
411	AudioSet_1			0					
15h	AudioSet_2	BIAS_OFF	SUM_OFF	AGC_OFF	IBR_DAC	0	DAC_ON	0	U
511	AudioSet_2			AGC_OFF	IBR_DAC	0	DAC_ON	-	0
16h	AudioSet_3	LIN1MIX_O			MIC2MIX_O			IBR_HPH	HPCM_ON
1011	_						200_0FF		
		FF 0	FF	FF 0	FF 0	FF 0	0		0
176 1		•	0	-	-	•	0	0	0
17h-1	PMU PVDD1	LDO_PVDD	-	PROG_	VSEL_PVDD	/SEL*50mV (1.2	V 1.05V()		
		1_OFF		PVDD1		/SEL 50mV (1.2 /+(VSEL-10h)*1		5V)	
		0	0	0	0	0	0	0	0
17h-2	PMU PVDD2	LDO_PVDD	-	PROG_	VSEL PVDD				•
		2_0FF		PVDD2		/SEL*50mV (1.2	V – 1.95V)		
		2_011		1 1002		V+(VSEL-10h)*1		.5V)	
		0	0	0	0	0	0	0	0
17h-3 F	PMU CVDD1	SKIP_OFF_	PROG_	VSEL_CVDE	01				
		CVDD1	CVDD1	0h: OFF; 1h - 3	8h 0.6V+VSI	EL*50mV → 0.6	5V – 3.40V; (38	h – 3Fh 3.4V)
		0	0	0	0	0	0	0	0
17h-4	PMU CVDD2	SKIP_OFF_	PROG_	VSEL_CVDE					
		CVDD2	CVDD2	0h: OFF; 1h - 3	8h 0.6V+VSI	EL*50mV → 0.6	5V - 3.40V; (38	h - 3Fh 3.4V)
		0	0	0	0	0	0	0	0
17h-5	PMU CVDD3	SKIP_OFF_	PROG_	VSEL_CVDE	03				
		CVDD3	CVDD3	0h: OFF; 1h - 3	8h 0.6V+VSEL*50mV → 0.65V - 3.40V; (38h - 3Fh 3.4V)				
		0	0	0	0	0	0	0	0
17h-6	PMU Hibernate	-	KEEP_	KEEP_	KEEP_	KEEP_	KEEP_	KEEP_	KEEP_
			PVDD2	PVDD1	VLED	VBUS	CVDD3	CVDD2	CVDD1
		0	0	0	0	0	0	0	0
18h	PMU Enable	-	DC_TEST			PMU_GATE	PMU_WR_E	NABLE	
			0: unused; 1: A	VDD; 2: DVDD;			1: prog 17h-1 /	12h-1 (PVDD1,	
			4: PVDD2; 5: C	VDD1; 6; CVDD	2; 7: CVDD3			12h-2 (PVDD2,	
								12h-3 (CVDD1,	
								CVDD2); 5: prog Hibernate); 0,7:	
		0	0	0	0	0	0	0	0
9h	RTC_WakeUp	1 st write/read	: WAKEUP	BYTE 1					
			64s	32s	16s	8s	4s	2s	1s
		2 nd write/rea							
			16ks	8ks	4ks	2ks	1ks	512s	256s
		3 rd wirte/read					1	1	
		EnableWakeup		2k*1ks	1k*1Ks	512ks	256ks	128ks	64ks
		4 th to 19 th wr							-
Ah	USB_UTIL_DC			DCDC_PS_		VBUS_COM	РТН	VBUS_SKIP	VRUS ON
		0: 1μΑ; 1: 2μΑ	1 C	OFF		0: 4.5V; 1: 3.18			1003_01
	DC	2: 3µA; 3: 4µA		OFF	PINOS_UFF	2: 1.5V; 3: 0.6	/	_ON	
		0	0	0	0	0	0	0	0
1Bh	DCDC15	DIM_UP_D	DIM_RATE		I_BACKLIGH	IT			
		OWN	0: no dimming;	1: 150ms	0 OFF				
			2: 300ms; 3: 50			rrent = 1.25mA*	I_BACKLIGHT (1.25mA 38.75	mA)
		0	0	0	0	0	0	0	0

Addr	Name	D<7>	D<6>	D<5>	D<4>	D<3>	D<2>	D<1>	D<0>
1Ch	12S	Please see i	master clock	divider table					
		0	0	0	0	0	0	0	0
1Dh	I2S_PLL_OSC		OSC24_PD		Q24M_DIVI	DER	PLL_MODE		12S_DIVIDE
		R_ON		DIRECT	0: /1; 1: /2		0: reserved; 1:		R_8
		0	0	0	2: /4; 3:OFF	0	2: 8-12kS; 3: re	servea n	0
20h	SYSTEM	Design_Vers	sion < 3.0>	6	0	HEARTBEA	JTEMP	• WATCHDO	• PWR_HOLD
2011	OTOTEM	Design_version<3.0>				T_ON		G_ON	I WIX_HOLD
		1	1	1	1		0	0_01	1
21h	SUPERVISOR		1	1	JTEMP SU		0	0	1
ZIII SUFERVISOR		-	274V+BVDD_S		_	vn = 140C – JTE	MP SUP*5C (+	1400 - 150	
		(2.74V 3.16V				20C – JTEMP_S			
		0	0	1	0	0	0	0	0
22h	CHARGER	BAT_TEMP	CHG_I	•	•	CHG_V	•	•	CHG_OFF
		OFF	Ichg=50mA+50	mA*CHG_I		Vchg=3.9V+50	mV*CHG_V		_
			(50mA 400m	A)		(3.9V 4.25V			
		0	0	0	0	0	0	0	0
23h	IRQ_ENRD_0	CVDD2_	CVDD2_	CVDD1_	CVDD1_	PDD2_	PDD2_	PDD1_	PDD1_
		EN_SD	EN_IRQ	EN_SD	EN_IRQ	EN_SD	EN_IRQ	EN_SD	EN_IRQ
		CVDD2_	CVDD2_	CVDD1_	CVDD1_	PDD2_	PDD2_	PDD1_	PDD1_
		UNDER	OVER	UNDER	OVER	UNDER	OVER	UNDER	OVER
		0	0	0	0	0	0	0	0
24h	IRQ_ENRD_1	SD_TIME	-	PWRUP_	WAKEUP_	VOXM2_	VOXM1_	CVDD3_	CVDD3_
		0: 5.4s		IRQ	IRQ	IRQ	IRQ	EN_SD	EN_IRQ
		1: 10.9s						CVDD3_	CVDD3_
								UNDER	OVER
		0	0	0	0	0	0		
25h	IRQ_ENRD_2	BATTEMP_	CHG_	° CHG	CHG	USB_	USB CHAN	RVDD_LOW	
2011								RVDD_LOW	BVDD_LOW
		HIGH	EOC		CHANGED	STATUS	GED	0	0
26h		JTEMP_HI	U	*	0 12S	0 12S	0 MIC2	MIC1_	
2011	IRQ_ENRD_3		-	HPH_				_	HPH_
		GH		OVC	STATUS	CHANGED	CONNECT	CONNECT	CONNECT
071			0					0	0
27h	IRQ_ENRD_4	T_DEB		XIRQ_AH	XIRQ_PP	REM2_DET	REM1_DET		ADC_EOC
		0: 512ms; 1: 25 2: 128ms; 3: 0r						UPDATE	
		0	10	0	0	0	0	0	0
28h	RTCV	v_RVDD		<u>1°</u>		-	·	RTC_ON	OSC32_ON
Lon	i i i o v	V(RVDD)=1V+\	/ RVDD*0.1V						00002_011
		Default is 1.2V	_						
		0	0	1	0	0	0	1	1
29h	RTCT	IRQ_MIN	TRTC<6:0>						
		0	1	0	0	0	0	0	0
2Ah	RTC_0	QRTC<7:0>							
		0	0	0	0	0	0	0	0
2Bh	RTC_1	QRTC<15:8							
		0	0	0	0	0	0	0	0
2Ch	RTC_2	QRTC<23:10	6>						
		0	0	0	0	0	0	0	0
2Dh	RTC_3	QRTC<31:24	4>						
		0	0	0	0	0	0	-	0
2Eh	ADC_0	ADC_Source				-	-	ADC<9:8>	
		0: CHGOUT; 1:	BVDDR; 2: DC	TEST; 3: CHG	IN; 4: VBUS;				
			,	· –	A; 9: VBE_2uA;				
			11: I_MSUP2; 12				0	X	N .
		0	0	0	0	0	0	Х	Х
2Fh	ADC_1	ADC<7:0>		N .			1		
00.05		X	Х	Х	Х	Х	Х	Х	Х
38-3F	UID_0 7	ID<7:0>							
		l							
	*	ID<63:56>							

Table 47	LINE_OUT1_R Register	
----------	----------------------	--

Name Base					Default	1			
LINE	_OUT1_R		2-wir	2-wire serial 00h					
	Right Line Output 1 Register								
Offse	et: 00h	•			X_B output to LOUT1R output.				
		•		then the block is disabled ter cannot be written whe	l in AudioSet1 register (14h) or at a n the block is disabled.				
Bit	Bit Name	Default	Access	Bit Description					
7:6	LO1_MUX_B	00	R/W	at LOUT1L 00: SUM Stereo 01: SUM mono differen	Multiplexes the analog audio inputs of MUX_B to LOUT1R and at LOUT1L 00: SUM Stereo 01: SUM mono differential (The gain of LOUT1R shall be 0dB to hold signals in symmetry) 10: ADC (N9/N18)				
5		0	n/a						
4:0	LO1R_VOL	00000	R/W	• •	nt line output 1, adjustable in n from MUX_B to LOUT1R				

	_0UT1_L			e serial	00h
		Left Line C	Dutput 1 R	egister	
Offse	et: 01h	Configures MUTE switc		ain from MUX_B output to	o LOUT1L output and controls
					I in AudioSet1 register (14h) or at a
		DVDD-POR	. The regist	ter cannot be written whe	n the block is disabled.
Bit	Bit Name	Default	Access	Bit Description	
7		0	n/a		
6	MUTE_OFF_J	0b	R/W	Control of MUTE switch	ı J
				0:line output set to m	ute
				1: normal operation	
5		0	n/a		
4:0	LO1L_VOL	00000	R/W	•	line output 1, adjustable in
					n from MUX_B to LOUT1L
	•			11111: 6 dB gain	
				11110: 4.5 dB gain	
				 00001: -39 dB gain	
				00000: -40.5 dB gain	
				Jobbool Toto ab gam	

Table 49 HPH_OUT_R Register

Name									
HPH_OUT_R									
Right Headphone Output Register									
Offset: 02h Con This									
Bit Bit Name Defa									
7:6 HP_OVC_TO 00									
5 DAC_DIRECT 0									
4:0 HPR_VOL 0000									
Table 50 HPH_OUT_L Register									

Name	9		Base		Default
HPH_	_OUT_L		2-wire	e serial	00h
		Left Headp	hone Out	put Register	
Offse	et: 03h	MUTE switc	h K	ain from MUX_C output t	o HPL output and controls
Bit	Bit Name	Default	Access	Bit Description	
7	MUTE_ON_K	0	R/W	Control of MUTE switch	n K
				0: normal operation	
					et to mute (mute is on during power-up)
6	HP_ON	0	R/W	0: headphone stage n	•
				1: power up headphone	.
5	HPDET_ON	0	R/W		when a headset gets connected. HPCM
					and is biased to 150mV
				0: no headphone dete	
				1: enable headphone d	
4:0	HPL_VOL	00000	R/W		headphone output, adjustable in 32
					om MUX_C output to HPL output
				11111: 1.07 dB gain	
				11110: -0.43 dB gain	
				 00001, 12.02 dD ==:=	
				00001: -43.93 dB gain	
L				00000: -45.43 dB gain	

Table 51 LINE_OUT2_R Register

Name				Base Default					
LINE	_OUT2_R		2-wire serial 00h						
	Right Line Output 2 Register								
Offs	et: 04h	•			X_B output to LOUT2R output.				
		•			I in AudioSet1 register (14h) or at a				
		DVDD-POR.	The regist	er cannot be written whe	n the block is disabled.				
Bit	Bit Name	Default	Access	Bit Description					
7:6	LO2_MUX_D	00	R/W	at LOUT2L 00: MIC1	audio inputs of MUX_D to LOUT2R and ntial (The gain of LOUT2R shall be 0dB symmetry)				
5		0	n/a						
4:0	LO2R_VOL	00000	R/W	volume settings for righ 32 steps @ 1.5dB; gain 11111: 6 dB gain 11110: 4.5 dB gain 00001: -39 dB gain 00000: -40.5 dB gain					

Table 52 LINE_OUT2_L Register

LINE	_OUT2_L		2-wir	e serial	00h
		Left Line C	Dutput 2 R	egister	
044	et: 05h			ain from MUX_B output t	o LOUT2L output and controls
UIS		MUTE switc			
					d in AudioSet1 register (14h) or at a
Bit	Bit Name	DVDD-POR Default	Access	er cannot be written whe	en the block is disabled.
	Dit Name			Bit Description	
7		0	n/a		
6	MUTE_OFF_L	0b	R/W	Control of MUTE switc	
				0:line output set to m	lute
				1: normal operation	
5		0	n/a		
4:0	LO2L_VOL	00000	R/W	•	t line output 2, adjustable in
					n from MUX_D to LOUT2L
	•			11111: 6 dB gain	
				11110: 4.5 dB gain	
				 00001: -39 dB gain	
				00001: -39 dB gain 00000: -40.5 dB gain	
				0000040.5 ub gain	

Table 53 MIC1_R Register

Nam	e		Base		Default	1	
MIC1	_R		2-wir	e serial	00h	1	
		Right Mic	rophone Ir	put 1 Register		1	
Offse	et: 06h	This registe	er is reset w	in from microphone 1 amplifier output up to mixer input (Σ). eset when the block is disabled in AudioSet1 register (14h) or at a register cannot be written when the block is disabled.			
Bit	Bit Name	Default	Access	Bit Description			
7	MIC1_AGC_OFF	0	R/W		control enabled	$\mathbf{\dot{\mathbf{b}}}$	
6:5	PRE1_Gain	00	R/W	Sets the gain of the microphone inputs to 00: gain set to 28 d 01: gain set to 34 d 10: gain set to 40 d 11: reserved, do not	IB 3 3		
4:0	M1R_VOL	00000	R/W	volume settings for	right microphone input 1, adjustable in 32 I from microphone amplifier (N6) to mixer		

Nam	e		Base		Default			
MIC1	_L		2-wire	e serial	00h			
		Left Micro	phone Inp	ut 1 Register				
Offse	ət: 07h	controls MU This registe	JTE switch E er is reset wi).	r output up to mixer input (Σ) and I in AudioSet1 register (14h) or at a n the block is disabled.			
Bit	Bit Name	Default	Access	Bit Description				
7	M1SUP_OFF	0	R/W	0: microphone 1 supp 1: microphone supply d	5			
6	MUTE_OFF_E	0	R/W	Control of MUTE switch 0: microphone input 1 1: normal operation	ו E			
5	RDET1_OFF	0	R/W					
4:0	M1L_VOL	00000	R/W		microphone 1 input, adjustable in 32 om microphone amplifier (N6) to mixer			

Table 55 MIC2_R Register

Name		Base		Default			
MIC2_R		2-wir	e serial				
	Right Mic	rophone In					
Offset: 08h Configures the This register is			ain from microphone 2 amplifier output up to mixer input (Σ). eset when the block is disabled in AudioSet1 register (14h) or at a register cannot be written when the block is disabled.				
Bit Bit Name	Default	Access	Bit Description				
7 MIC2_AGC_OFF	0	R/W		control enabled	6		
6:5 PRE2_Gain	00	R/W		e microphone 2 preamplifier (gain from to N5) dB IB IB	2		
4:0 M2R_VOL	00000	R/W					

Name	Name				Default	
MIC2	 !_L		2-wire serial 00h			
		Left Micro	ophone Inp	ut 2 Register		
Offse	ət: 09h	Configures the gain from microphone 2 amplifier output up to mixer input (Σ controls MUTE switch E. This register is reset when the block is disabled in AudioSet1 register (14h) DVDD-POR. The register cannot be written when the block is disabled.				
Bit	Bit Name	Default	Access	Bit Description		
7	M1SUP_OFF	0	R/W	0: microphone 2 supp 1: microphone supply d	5	
6	MUTE_OFF_D	0	R/W	Control of MUTE switch 0: microphone input 2 1: normal operation	ו D	
5	RDET2_OFF	0	R/W	-		
4:0	M2L_VOL	00000	R/W		microphone 2 input, adjustable in 32 om microphone amplifier (N4) to mixer	

Table 57 LINE_IN1_R Register

Name	9		Base		Default			
LINE	_IN1_R		2-wir	e serial 00h				
Right Line Input 1 Registers								
Offse	et: 0Ah	MUTE switc	h B.		IN1R to mixer input (Σ) and controls			
		•		hen the block is disabled er cannot be written whe	I in AudioSet1 register (14h) or at a			
Bit	Bit Name	Default	Access	Bit Description				
7:6		00	n/a					
5	MUTE_OFF_B	0	R/W	Control of MUTE switch	ו B			
				0: right line input is s	et to mute			
				1: normal operation				
4:0	LI1R_VOL	00000	R/W					
				 00001: -33 dB gain 00000: -34.5 dB gain				
Table	58 LINE_IN1_L Register			CA				

Name	e _IN1_L		Base	Base Default 2-wire serial 00h				
	_1141_L	l oft line l		2-wire serial 00h				
Offse	et: 0Bh	Configures t MUTE switc This registe	the gain fro h G. r is reset w	m analog line input hen the block is dis	pin LIN1L to mixer input (Σ) and controls abled in AudioSet1 register (14h) or at a n when the block is disabled.			
Bit	Bit Name	Default	Access	Bit Description				
7:6	LI1_MODE	00	R/W	with the connecte 00: inputs switch 01: inputs switche	ned to single ended stereo ed to differential mono ed to single ended mono			
5	MUTE_OFF_G	0	R/W	Control of MUTE				
				0: left line input	is set to mute			
				1: normal operation				
4:0	LI1L_VOL	00000	R/W	•	ain n			

Table 59 LINE_IN2_R Register

Name	9		Base		Default
LINE	_IN2_R		2-wir	e serial	00h
		Right Line	Input 2 R	egister	•
Offse	et: 0Ch	Configures MUTE switc	•	m analog line input pin L	IN2R to mixer input (Σ) and controls
		•		hen the block is disabled ter cannot be written whe	d in AudioSet1 register (14h) or at a en the block is disabled.
Bit	Bit Name	Default	Access	Bit Description	
7:6		00	n/a		
5	MUTE_OFF_C	0	R/W	Control of MUTE switch	h C
				0: right line input is s	set to mute
				1: normal operation	
4:0	LI2R_VOL	00000	R/W	.	ht line input, adjustable in 32 steps @ nput pin (LIN2R) to mixer input (N11)
				 00001: -33 dB gain 00000: -34.5 dB gain	
Table (60 LINE_IN2_L Register				

Name	e _IN2_L		Base	e serial	Default 00h
	_INZ_L	Left Line Ir			
Offse	et: 0Dh	Configures t MUTE switc This register	he gain fro h F. r is reset w	m analog line input hen the block is dis	pin LIN2L to mixer input (Σ) and controls abled in AudioSet1 register (14h) or at a n when the block is disabled.
Bit	Bit Name	Default	Access	Bit Description	
7:6	LI2_MODE	00	R/W	with the connecte 00: inputs switch 01: inputs switch	ned to single ended stereo ed to differential mono ed to single ended mono
5	MUTE_OFF_F	0	R/W	Control of MUTE	
				0: left line input	is set to mute
				1: normal operation	on
4:0	LI2L_VOL	00000	R/W		ain n

Table 61 DAC_R Register

Nam	e		Base		Default
DAC	_R		2-wir	e serial	00h
		Right DAC	Output R	egisters	
Offse	et: 0Eh	This registe	r is reset w	m DAC output to mixer in hen the block is disabled er cannot be written whe	in AudioSet2 register (15h) or at a
Bit	Bit Name	Default	Access	Bit Description	
7:5		000	n/a		
4:0	DAR_VOL	00000	R/W		nt DAC output, adjustable in 32 steps @ output (N19) to mixer/MUX input (N23).

Table 62 DAC_L Register

Nam			Base		Default	
DAC	_L		2-wir	e serial	00h	
		Left DAC	output Reg	gisters		
Offse	et: OFh	switch H. This regist	er is reset w	hen the block is disa	er input (Σ) / MUX input bled in AudioSet2 regist when the block is disabl	er (15h) or at a
Bit	Bit Name	Default	Access	Bit Description		
7		0	n/a			
6	MUTE_OFF_H	0	R/W	Control of MUTE sv		
				0: DAC output is s		
				1: normal operation		
5 4:0	DAL_VOL	0	n/a R/W		left DAC output, adjust	
				1.5dB: gain from D/ 11111: 6 dB gain 11110: 4.5 dB gain 00001: -39 dB gain 00000: -40.5 dB ga	AC output (N22) to mixe in	r/MUX input (N2
	ech					

Table 63 ADC_R Register

ADC_R 2-wire serial 00h Right ADC input Registers Configures MUX_A and the gain from MUX_A output to the ADC input This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled. Bit Bit Name Default Access Bit Description 7:6 ADC_MUX_A 00 R/W Connect MUX A output to following inputs 00: Microphone (N4/N6) 01: Line_IN1 (N1/N8) 10: Line_IN2 (N2/N7) 11: Audio SUM (N24/N25) 5 0 n/a 4:0 ADR_VOL 00000 R/W Volume settings for right ADC input, adjustable in 32 step 1.5dB; gain from MUX_A output to ADC input (N9). 11111: 12 dB gain 11110: 10.5 dB gain 000001: -33 dB gain 000000: -34.5 dB gain Table 64 ADC L Register	Name	e		Base		Default
Offset: 10h Configures MUX_A and the gain from MUX_A output to the ADC input This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled. Bit Bit Name Default Access Bit Description 7:6 ADC_MUX_A 00 R/W Connect MUX A output to following inputs 00: Microphone (N4/N6) 01: Line_IN1 (N1/N8) 10: Line_IN2 (N2/N7) 11: Audio SUM (N24/N25) 5 0 n/a 4:0 ADR_VOL 00000 R/W Volume settings for right ADC input, adjustable in 32 step 1.5dB; gain from MUX_A output to ADC input (N9). 11111: 12 dB gain 11110: 10.5 dB gain 000001: -33 dB gain	ADC	_R		2-wir	e serial	00h
Bit Bit Name Default Access Bit Description 7:6 ADC_MUX_A 00 R/W Connect MUX A output to following inputs 00: Microphone (N4/N6) 01: Line_IN1 (N1/N8) 10: Line_IN2 (N2/N7) 11: Audio SUM (N24/N25) 0 5 0 n/a 4:0 ADR_VOL 00000 R/W Volume settings for right ADC input, adjustable in 32 step 1.5dB; gain from MUX_A output to ADC input (N9). 111111: 12 dB gain 11110: 10.5 dB gain 000001: -33 dB gain			Right ADC	input Reg	gisters	
Bit Bit Name Default Access Bit Description 7:6 ADC_MUX_A 00 R/W Connect MUX A output to following inputs 00: Microphone (N4/N6) 01: Line_IN1 (N1/N8) 10: Line_IN2 (N2/N7) 11: Audio SUM (N24/N25) 0 5 0 n/a 4:0 ADR_VOL 00000 R/W Volume settings for right ADC input, adjustable in 32 step 1.5dB; gain from MUX_A output to ADC input (N9). 111111: 12 dB gain 11110: 10.5 dB gain 00001: -33 dB gain 000001: -34.5 dB gain	Offse	et: 10h	•		•	
BitBit NameDefaultAccessBit Description7:6ADC_MUX_A00R/WConnect MUX A output to following inputs 00: Microphone (N4/N6) 01: Line_IN1 (N1/N8) 10: Line_IN2 (N2/N7) 11: Audio SUM (N24/N25)050n/a4:0ADR_VOL00000R/WVolume settings for right ADC input, adjustable in 32 step 1.5dB; gain from MUX_A output to ADC input (N9). 111111: 12 dB gain 11110: 10.5 dB gain 00001: -33 dB gain 00000: -34.5 dB gain			•			•
ADD_MON_L ADD_MON_L OD Microphone (N4/N6) 01: Line_IN1 (N1/N8) 01: Line_IN2 (N2/N7) 11: Audio SUM (N24/N25) 0 5 0 n/a 4:0 ADR_VOL 00000 R/W Volume settings for right ADC input, adjustable in 32 step 1.5dB; gain from MUX_A output to ADC input (N9). 11111: 12 dB gain 11110: 10.5 dB gain 000001: -33 dB gain 000000: -34.5 dB gain	Bit	Bit Name		-		
1: Line_IN1 (N1/N8) 1: Line_IN2 (N2/N7) 1: Audio SUM (N24/N25) 5 0 4:0 ADR_VOL 00000 R/W Volume settings for right ADC input, adjustable in 32 step 1.5dB; gain from MUX_A output to ADC input (N9). 11111: 12 dB gain 00001: -33 dB gain 00000: -34.5 dB gain	7:6	ADC_MUX_A	00	R/W	Connect MUX A output	to following inputs
10: Line_IN2 (N2/N7) 11: Audio SUM (N24/N25) 5 0 4:0 ADR_VOL 00000 R/W Volume settings for right ADC input, adjustable in 32 step 1.5dB; gain from MUX_A output to ADC input (N9). 11111: 12 dB gain 11110: 10.5 dB gain 000001: -33 dB gain 000000: -34.5 dB gain					00: Microphone (N4/N	6)
11: Audio SUM (N24/N25) 5 0 n/a 4:0 ADR_VOL 00000 R/W Volume settings for right ADC input, adjustable in 32 step 1.5dB; gain from MUX_A output to ADC input (N9). 11111: 12 dB gain 11110: 10.5 dB gain 00001: -33 dB gain 00000: -34.5 dB gain					01: Line_IN1 (N1/N8)	
5 0 n/a 4:0 ADR_VOL 00000 R/W Volume settings for right ADC input, adjustable in 32 step 1.5dB; gain from MUX_A output to ADC input (N9). 11111: 12 dB gain 11111: 12 dB gain 000001: -33 dB gain 000001: -34.5 dB gain					· · · ·	• • • • • • • • • • • • • • • • • • •
4:0 ADR_VOL 00000 R/W Volume settings for right ADC input, adjustable in 32 step 1.5dB; gain from MUX_A output to ADC input (N9). 11111: 12 dB gain 11110: 10.5 dB gain 000001: -33 dB gain 00000: -34.5 dB gain					11: Audio SUM (N24/N2	25)
1.5dB; gain from MUX_A output to ADC input (N9). 11111: 12 dB gain 11110: 10.5 dB gain 00001: -33 dB gain 00000: -34.5 dB gain	5		0	n/a		
11111: 12 dB gain 111110: 10.5 dB gain 00001: -33 dB gain 00000: -34.5 dB gain	4:0	ADR_VOL	00000	R/W		
11110: 10.5 dB gain 00001: -33 dB gain 00000: -34.5 dB gain						A output to ADC input (N9).
 00001: -33 dB gain 00000: -34.5 dB gain						
00000: -34.5 dB gain					11110: 10.5 dB gain	
00000: -34.5 dB gain						
Table 64 ADC L Register					00000: -34.5 dB gain	
	Table	64 ADC_L Register				G

ADC_L			Base		Default
			2-wire	e serial	00h
		Left ADC in	nput Regi	sters	
Offset: 1	1h	This register	is reset w	hen the block is disa	he ADC input and controls MUTE switch A bled in AudioSet1 register (14h) or at a when the block is disabled.
Bit B	it Name	Default	Access	Bit Description	
7		0	n/a		
6 M	UTE_OFF_A	0	R/W	Control of MUTE sv 0: ADC input is se 1: normal operation	t to mute
5		0	n/a		
4:0 AI	DL_VOL	00000	R/W		

Table 65 Output Control Register

OutContr1 Offset: 12h-1 Bit Bit Name 7:6 DRIVE_PWGD 5:4 MUX_PWGD 3:2 DRIVE_Q32K	Configures This is an This regist Default	t PWGD Ou s PWGD pin (extended reg	re serial 00h utput Control Register (Power Good) and Q32k pin (output of 32kHz oscillator). gister and needs to be enabled by writing 001b to Reg. 18h t a DVDD-POR. Bit Description Enables the PWGD output pin either to open-drain or push and sets various driving strengths 00: 12mA push-pull output 01: 12mA open-drain output 10: 4mA push-pull output 11: 2mA push-pull output Multiplexes various digital signals to the PWGD output pin
Bit Bit Name 7:6 DRIVE_PWGD 5:4 MUX_PWGD	Configures This is an This regist Default 00	s PWGD pin (extended reg ter is reset at Access R/W	 (Power Good) and Q32k pin (output of 32kHz oscillator). gister and needs to be enabled by writing 001b to Reg. 18h t a DVDD-POR. Bit Description Enables the PWGD output pin either to open-drain or push and sets various driving strengths 00: 12mA push-pull output 01: 12mA open-drain output 10: 4mA push-pull output 11: 2mA push-pull output
Bit Bit Name 7:6 DRIVE_PWGD 5:4 MUX_PWGD	This is an This regist Default 00	extended reg ter is reset at Access R/W	gister and needs to be enabled by writing 001b to Reg. 18h t a DVDD-POR. Bit Description Enables the PWGD output pin either to open-drain or push and sets various driving strengths 00: 12mA push-pull output 01: 12mA open-drain output 10: 4mA push-pull output 11: 2mA push-pull output
7:6 DRIVE_PWGD 5:4 MUX_PWGD	This regist Default 00	ter is reset at Access R/W	t a DVDD-POR. Bit Description Enables the PWGD output pin either to open-drain or push and sets various driving strengths 00: 12mA push-pull output 01: 12mA open-drain output 10: 4mA push-pull output 11: 2mA push-pull output
7:6 DRIVE_PWGD 5:4 MUX_PWGD	00	Access R/W	Bit DescriptionEnables the PWGD output pin either to open-drain or push and sets various driving strengths00: 12mA push-pull output 01: 12mA open-drain output 10: 4mA push-pull output 11: 2mA push-pull output
7:6 DRIVE_PWGD 5:4 MUX_PWGD	00	R/W	Enables the PWGD output pin either to open-drain or push and sets various driving strengths 00: 12mA push-pull output 01: 12mA open-drain output 10: 4mA push-pull output 11: 2mA push-pull output
5:4 MUX_PWGD			and sets various driving strengths 00: 12mA push-pull output 01: 12mA open-drain output 10: 4mA push-pull output 11: 2mA push-pull output
	00	R/W	00: 12mA push-pull output 01: 12mA open-drain output 10: 4mA push-pull output 11: 2mA push-pull output
	00	R/W	01: 12mA open-drain output 10: 4mA push-pull output 11: 2mA push-pull output
	00	R/W	10: 4mA push-pull output 11: 2mA push-pull output
	00	R/W	11: 2mA push-pull output
	00	R/W	
3:2 DRIVE_Q32K		1	00: PowerGood control signal
3:2 DRIVE_Q32K			01: PWM signal to dim LEDs etc.
3:2 DRIVE_Q32K			10: SPDIF converted from SDI to DAC
3:2 DRIVE_Q32K			11: PLL output clock
	00	R/W	Enables the Q32k output pin either to open-drain or push-
			and sets various driving strengths
			00: 12mA push-pull output 01: 12mA open-drain output
			10: 4mA push-pull output
			11: 2mA push-pull output
1:0 MUX_Q32K	00	R/W	Multiplexes various digital signals to the Q32k output pin
_			00: 32kHz RTC clock
			01: PWM signal to dim LEDs etc.
			10: SPDIF converted from SDI to DAC
			11: PLL output clock
	0		

Table 66 SPDIF Register

-	e		Base		Default
OutC	Contr2_SPDIF			e serial	00h
				Itput Control Register	
044	et: 12h-2				jures the SPDIF output and the Q24M
UISE	51. 1211 - 2		of 24MHz o		nabled by writing 010b to Reg. 18h fir
			•	t a DVDD-POR.	abled by writing 010b to Reg. 180 fir
Bit	Bit Name	Default	Access	Bit Description	
7:6	DRIVE_Q24M	00	R/W	-	out pin either to open-drain or push-p
				and sets various drivin	
				00: 12mA push-pull o	utput
				01: 12mA open-drain o	
				10: 4mA push-pull outp	
			D (11)	11: 2mA push-pull outp	
5	MUX_Q24M	0	R/W		ital signals to the Q24M output pin
				0: 24MHz oscillator cl 1: PLL output clock	ULK
4	SPDIF_COPY_OK	0		SPDIF copy control bit	
r				0: copy not permitted	
				1: copy permitted	
3	SPDIF_MCLK_INV	0		SPDIF master clock co	ntrol bit
				0: master clock	6
				1: master clock inverte	
2	SPDIF_INVALID	0		SPDIF sample status b	it
				0: sample valid	
1:0	SPDIF_CNTR	00	R/W	1: sample invalid	control and sample rate status bits
1.0		00		00: SPDIF output OFF	
				01: SPDIF output ON (
				10: SPDIF output ON (
				11: SPDIF output ON (48kS)
	echi		C		

© 2003-2007, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved. www.austriamicrosystems.com Revision 1v3

Table 67 PWM Register

Nam	e		Base		Default	1
PWM			2-wir	e serial	00h	1
		PWM Outpu	ut Contro	I Register		
Offse	et: 12h-3			uty cycle and signal pola]
		This is an ex	tended reg	gister and needs to be en	abled by writing 011b to Reg. 18h first.	
		This register	is reset at	t a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description		
7	PWM_INVERTED	0	R/W	PWM output polarity		
				0: not inverted		
				1: inverted		
6:0	PWM_CYCLE	0000000	R/W	Sets the PWM duty cyc	le	
				Duty Cycle = PWM_CY		
				PWM_CYCLE = 0 mean	ns no pulse	
Table	68 AudioSet_1 Register					
Name	9		Base		Default	
A	- 0 - 1 4		- ·		0.01	

Table 68 AudioSet_1 Register

Nam	e		Base		Default
Audi	ioSet_1		2-wir	e serial	00h
		First Aud	io Set Regi	ster	
		Powers the	e various auc	lio inputs and outputs UF	^o or DOWN.
Offse	et: 14h				Is microphone, line out, and ADC related
				activation the required r	register settings need to be re-
		programme			
		•		a DVDD-POR.	
Bit	Bit Name	Default	Access	Bit Description	
7	ADC_R_ON	0	R/W	0: ADC right channel	
			<i>C</i>	1: ADC right channel e	
6	ADC_L_ON	0	R/W	0: ADC left channel p	
				1: ADC left channel en	
5	LOUT2_ON	0	R/W	0: Line output 2 pow	
				1: Line output enabled	
4	LOUT1_ON	0	R/W	0: Line output 1 pow	
<u>^</u>			D/M/	1: Line output enabled	
3	LIN2_ON	0	R/W	0: Line input 2 power	
0		0	D/M	1: Line input 2 enabled	
2	LIN1_ON	0	R/W	0: Line input 1 power 1: Line input 1 enabled	
1	MIC2_ON	0	R/W	0: Microphone input 2	
I	MICZ_ON	U	R/W	1: Microphone input 1	•
0	MIC1_ON	0	R/W	0: Microphone input 1	
0		U	1.7, 44	1: Microphone input 1	•
	ech				

Table 69 AudioSet_2 Register

Second Audio Set Register Offset: 15h Second Audio Set Register Powers various internal audio blocks UP or DOWN and controls bias current. Attention: This control register results and holds DAC related registers in reset. A activation the required register settings need to be re-programmed. This register is reset at a DVD-POR. Bit Bit Name Default Access Bit Description 7 BIAS_OFF 0 R/W Power-down of the AGND bias. This bit can be set, if the is used for digital data transfer and PMU functions only a the analog audio blocks are not used. 0: bias enabled 6 SUM_OFF 0 R/W Power-down of SR and XL 0: Mixer stage enabled (limits output signal to 1Vp) 1: Mixer stage powered down 5 AGC_OFF 0 R/W Switches the signal limiter OFF (N20/N21) 0: automatic gain control for summing stage enabled 1: automatic gain control for summing stage disabled 00: 50% 01: 60% 10: 75% 2 DAC_ON 0 R/W Bias current settings for DAC: 00: 50% 01: 60% 1:0 0 R/W 0: DAC powered down 1: DAC enabled	Aud			Base		Default
Offset: 15h Powers various internal audio blocks UP or DOWN and controls bias current. Attention: This control register resultings need to be re-programmed. This register is reset at a DVDD-POR. Bit Bit Name Default Access Bit Description 7 BIAS_OFF 0 R/W Power-down of the AGND bias. This bit can be set, if the is used for digital data transfer and PMU functions only a the analog audio blocks are not used. 0: bias enabled 6 SUM_OFF 0 R/W Power-down of SR and XL 0: Mixer stage powered down 5 AGC_OFF 0 R/W Switches the signal limiter OFF (N20N21) 0: automatic gain control for summing stage enabled 1: automatic gain control for summing stage enabled 1: automatic gain control for summing stage disabled 4:3 IBR_DAC<1:0> 0 R/W Bias current settings for DAC: 00: 50% 11: 100% 2 DAC_ON 0 R/W Bias current settings for DAC: 00: 50%		105et_2				00h
Bit Bit Name Default Access Bit Description 7 BIAS_OFF 0 R/W Power-down of the AGND bias. This bit can be set, if the is used for digital data transfer and PMU functions only a the analog audio blocks are not used. 0: bias enabled 6 SUM_OFF 0 R/W Power-down of ΣR and ΣL 0: Mixer stage chabled (limits output signal to 1Vp) 1: Mixer stage chabled (limits output signal to 1Vp) 1: Mixer stage powered down Switches the signal limiter OFF (N20/N21) 5 AGC_OFF 0 R/W Bias current settings for DAC: 00: 50% 00 R/W Bias current settings for DAC: 00: 50% 10: 75% 11: 100% 1: DAC powered down 1: DAC powered down	Offs	et: 15h	Powers var Attention: activation t	ious interna This control he required	I audio blocks UP or DO register resets and hole register settings need to	ds DAC related registers in reset. A
7 BIAS_OFF 0 R/W Power-down of the AGND bias. This bit can be set, if the is used for digital data transfer and PMU functions only a the analog audio blocks are not used. 6 SUM_OFF 0 R/W Power-down of ΣR and ΣL 0 Mixer stage powerd down 5 and C_OFF 0 R/W Power-down of ΣR and ΣL 0: Mixer stage opwered down 0: Mixer stage opwered down 1: Mixer stage opwered down 1: automatic gain control for summing stage enabled 4:3 IBR_DAC<1:0> 00 R/W Switches the signal limiter OFF (N20/N21) 0: sutomatic gain control for summing stage disabled 1: automatic gain control for summing stage disabled 4:3 IBR_DAC<1:0> 00 R/W Discovered down 2 DAC_ON 0 R/W 0: DAC powered down 1: 0 1 10% 1 10%	Bit	Bit Name	-			
a 0: Mixer stage enabled (limits output signal to 1Vp) 1: Mixer stage powered down 5 AGC_OFF 0 R/W Switches the signal limiter OFF (N20/N21) 0: automatic gain control for summing stage enabled 1: automatic gain control for summing stage enabled 4:3 IBR_DAC<1:0> 00 R/W Bias current settings for DAC: 00: 50% 01: 60% 10: 75% 11: 100% 2 DAC_ON 0 R/W 0: DAC powered down 1:0 Image: Control for summing stage disabled Image: Control for summing stage disabled		BIAS_OFF		R/W	Power-down of the AG is used for digital data the analog audio block 0: bias enabled 1: bias disabled, for po	transfer and PMU functions only a s are not used. ower saving in non audio mode
5 AGC_OFF 0 R/W Switches the signal limiter OFF (N20/N21) 0: automatic gain control for summing stage enabled 1: automatic gain control for summing stage disabled 4:3 IBR_DAC<1:0> 00 R/W Bias current settings for DAC: 00: 50% 01: 60% 10: 75% 11: 100% 2 DAC_ON 0 R/W 0: DAC powered down 1: DAC enabled 1:0 Image: constraint of the state of t	6	SUM_OFF	0	R/W	0: Mixer stage enable	ed (limits output signal to 1Vp)
4:3 IBR_DAC<1:0> 00 R/W Bias current settings for DAC: 00: 50% 01: 60% 11: 100% 2 DAC_ON 0 R/W 0: DAC powered down 1: DAC enabled 1:0 Image: state	5	AGC_OFF	0	R/W	Switches the signal lin 0: automatic gain co	niter OFF (N20/N21) ntrol for summing stage enabled
1:0 1:DAC enabled	4:3		00		Bias current settings f 00: 50% 01: 60% 10: 75% 11: 100%	or DAC:
	2	DAC_ON	0	R/W		n
	1.0				T. DAG ellabled	
			3	, C	0	

hird Audio Set R ets headphone out puts to ΣR and ΣL	to bias currents and operation modes and enables audio signal . .t .t at a DVDD-POR. SS Bit Description Input from line input 1 to ΣR and ΣL 0: ON 1: OFF Input from line input 2 to ΣR and ΣL 0: ON 1: OFF Input from microphone 1 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF
ets headphone out puts to ΣR and ΣL his register is rese efault Acces R/W R/W R/W	to bias currents and operation modes and enables audio signal . .t .t at a DVDD-POR. SS Bit Description Input from line input 1 to ΣR and ΣL 0: ON 1: OFF Input from line input 2 to ΣR and ΣL 0: ON 1: OFF Input from microphone 1 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF
puts to ΣR and ΣL his register is rese efault Acces R/W R/W R/W R/W	it at a DVDD-POR. ss Bit Description Input from line input 1 to ΣR and ΣL 0: ON 1: OFF Input from line input 2 to ΣR and ΣL 0: ON 1: OFF Input from microphone 1 to ΣR and ΣL 0: ON 1: OFF Input from microphone 1 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF
his register is rese efault Acces R/W R/W R/W R/W	At at a DVDD-POR. SS Bit Description Input from line input 1 to ΣR and ΣL 0: ON 1: OFF Input from line input 2 to ΣR and ΣL 0: ON 1: OFF Input from microphone 1 to ΣR and ΣL 0: ON 1: OFF Input from microphone 1 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF
efault Acces R/W R/W R/W R/W	Bit Description Input from line input 1 to ΣR and ΣL 0: ON 1: OFF Input from line input 2 to ΣR and ΣL 0: ON 1: OFF Input from microphone 1 to ΣR and ΣL 0: ON 1: OFF Input from microphone 1 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF
R/W R/W R/W R/W	Input from line input 1 to ΣR and ΣL 0: ON 1: OFF Input from line input 2 to ΣR and ΣL 0: ON 1: OFF Input from microphone 1 to ΣR and ΣL 0: ON 1: OFF Input from microphone 1 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF
R/W R/W R/W	0: ON 1: OFF Input from line input 2 to ΣR and ΣL 0: ON 1: OFF Input from microphone 1 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF
R/W R/W	Input from line input 2 to ΣR and ΣL 0: ON 1: OFF Input from microphone 1 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF
R/W R/W	0: ON 1: OFF Input from microphone 1 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF
R/W	1: OFF Input from microphone 1 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF
R/W	Input from microphone 1 to ΣR and ΣL 0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF
R/W	0: ON 1: OFF Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF
	Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF
	0: ON 1: OFF
R/W	1: OFF
R/W	
	Input from DAC to ΣR and ΣL
	0: ON
	1: OFF
R/W	Zero cross gain update of audio outputs. Audio gain settings changes will only be executed when the signal level is close
	zero
	0: zero cross update enabled
	1: zero cross update disabled
R/W	Bias current increase for the headphone amplifier depending
	on load conditions 0: 100%
	1: 150%
R/W	Power-up of the headphone common mode buffer:
	0: headphone CM buffer is switched off
	1: headphone CM buffer is switched on
	R/W

Table 70 AudioSet_3 Register
Table 71 PMU PVDD1 Register

Name	e		Base		Default		
PMU	PVDD1		2-wir	e serial	00h		
		PVDD1 Lo	w Drop-O	ut Regulator (LDO3) C	ontrol Register		
Offse	et: 17h-1			led register and needs to be enabled by writing 001b to Reg. 18h first. eset at a DVDD-POR.			
Bit	Bit Name	Default	Access	Bit Description			
7	LDO_PVDD1_OFF	0	R/W	Power-down of LDO for	r PVDD1		
				0: PVDD1 (LDO3) enal			
L				1: PVDD1 (LDO3) powe	er-down		
6		0	n/a				
5	PROG_PVDD1	0	R/W	•	selected by external pins (VPRGx) or		
l				settings stored in the 1	J. J		
l				0: VPRGx pins contro	lled		
L				1: Register controlled			
4:0	VSEL_PVDD1	00000	R/W	-	set the LDO output in 2 different		
l				resolution ranges			
				Range: 00h until 0Fh			
				PVDD1=1.2V+VSEL_P	VDD1*50mV		
				(1.2V until 1.95V)			
				Range: 10h until 1Fh ir			
				PVDD1=2.0V+VSEL_P	VDD1*100mV		
				(2.0V until 3.5V)			

PMU	PVDD2		2-wir	e serial	00h	
		PVDD2 Lo	w Drop-O	ut Regulator (LDO4) C	ontrol Register	
Offset: 17h-2 This is an ext This register		xtended reg r is reset at	tended register and needs to be enabled by writing 010b to Reg. 18h fin is reset at a DVDD-POR.			
Bit	Bit Name	Default	Access	Bit Description		
7	LDO_PVDD2_OFF	0	R/W	Power-down of LDO for	PVDD2	
				0: PVDD2 (LDO4) enab		
				1: PVDD2 (LDO4) powe	er-down	
6		0	n/a			
5	PROG_PVDD2	0	R/W	Ŭ	selected by external pin (VPRGx) or	
				settings stored in the 1		
				0: VPRGx pins contro	lled	
				1: Register controlled		
4:0	VSEL_PVDD2	00000	R/W		set the LDO output in 2 different	
	•			resolution ranges		
				Range: 00h until 0Fh		
				PVDD2=1.2V+VSEL_P (1.2V until 1.95V)		
				Range: 10h until 1Fh in	100mV stops	
				PVDD2=2.0V+VSEL_P		
				(2.0V until 3.5V)		

Table 73	PMU CVDD1 Register
----------	--------------------

Nam	e		Base		Default		
PMU	CVDD1		2-wir	e serial	00h		
		CVDD1 D0	C/DC Buck	Regulator Control Re	gister		
Offse	et: 17h-3	This is an e	extended reg	gister and needs to be en	abled by writing 011b to Reg. 18h first.		
		This registe	This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description			
7	SKIP_OFF_CVDD1	0	R/W	Disables pulse skip mo	de	_	
				0: 170mA current forc	e / pulse skip mode enabled		
				1: current force / pulse	skip mode disabled (only ON without		
				load)			
6	PROG_CVDD1	0	R/W		selected by external pin (VPRGx) or		
				settings stored in the 1	J		
				0: VPRGx pins contro	lled		
			5 // 1/	1: Register controlled			
5:0	VSEL_CVDD1	00000	R/W	•	set the DC/DC output voltage level and		
				power the DC/DC conv			
				00000: DC/DC powere			
				01h until 38h in 50mV			
				CVDD1=0.6V+VSEL_C	VDD1"50mV		
				(0.65V until 3.4V)			
				38h until 3Fh = 3.4V (n	o change)		

Table 74 PMU CVDD2 Register

Name PMU CVDD2			Base		Default 0x00		
Offset: 17h-4		CVDD2 DC/DC Buck Regulator Control Register This is an extended register and needs to be enabled by writing 100bto Reg. This register is reset at a DVDD-POR.					
Bit	Bit Name	Default	Access				
7	SKIP_OFF_CVDD2	0	R/W		iode rce / pulse skip mode enabled e skip mode disabled (only ON without		
6	PROG_CVDD2	0	R/W		olled		
5:0	VSEL_CVDD2	00000	R/W	, in the second s	s set the DC/DC output voltage level an verter down 'ed down ' steps CVDD1*50mV		

Table 75	PMU CVDD3 Register
----------	--------------------

Nam	e		Base		Default	
PMU	CVDD3		2-wir	-wire serial 0x00		
		CVDD3 D	C/DC Buck	Regulator Control Re	gister	
Offse	et: 17h-5	This is an e	extended reg	jister and needs to be er	abled by writing 101bto Reg. 18h first.	
		This registe	er is reset at	a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description		
7	SKIP_OFF_CVDD3	0	R/W	Disables pulse skip mo	de	
				0: 170mA current forc	e / pulse skip mode enabled	
				1: current force / pulse	skip mode disabled (only ON without	
				load)		
6	PROG_CVDD3	0	R/W		selected by external pin (VPRGx) or	
				settings stored in the 1	•	
				0: VPRGx pins contro	lled	
				1: Register controlled		
5:0	VSEL_CVDD3	00000	R/W	-	set the DC/DC output voltage level and	
				power the DC/DC conv		
				00000: DC/DC powere		
				01h until 38h in 50mV		
				CVDD2=0.6V+VSEL_C	VDD1"50mV	
				(0.65V until 3.4V)		
				38h until 3Fh = 3.4V (n	o cnange)	

Table 76 PMU Hibernate Register

Name			Base		Default		
PMU Hibernate			2-wir	2-wire serial 00h			
		PMU Hibe	ernation Co	tion Control Register (PVDD1/2, CVDD1/2/3, VLED)			
Offset: 17h-6		This is an o	Hibernation is started when writing to this register. This is an extended register and needs to be enabled by writing 110b to Reg. 18h fir This register is reset at a DVDD-POR.				
Bit Bit Name		Default	Access				
7		0	n/a				
6	KEEP_PVDD2	0	R/W	Keeps the program 0: power down PV 1: keep PVDD2	med PVDD2 level during hibernation /DD2		
5	KEEP_PVDD1	0	R/W	Keeps the program 0: power down P\ 1: keep PVDD1	med PVDD1 level during hibernation /DD1		
4	KEEP_VLED	0	R/W	Keeps the 15V DC 0: power down CV 1: keep CVDD1	/DC step-up for backlight switched on /DD1		
3	KEEP_VBUS	0	R/W	Keeps the program 0: power down CV 1: keep CVDD2	med VBUS level during hibernation /DD2		
2	KEEP_CVDD3	0	R/W	Keeps the program 0: power down CV 1: keep CVDD3	med CVDD3 level during hibernation /DD3		
1	KEEP_CVDD2	0	R/W	Keeps the program 0: power down CV 1: keep CVDD2	med CVDD2 level during hibernation /DD2		
0	KEEP_CVDD1	0	R/W	Keeps the program 0: power down CV 1: keep CVDD1	med CVDD1 level during hibernation /DD1		

Table 77 PMU ENABLE Register

PMU ENABLE Offset: 18h		Base					
Offset: 18h			e serial 00h				
Offset: 18h			sion Enable Register				
	Enables 12h and 17h to write into extended registers and allows multiplexing sup voltages for monitoring via ADC10. This register is reset at a DVDD-POR.						
Bit Bit Name	Default	Access	Bit Description				
7	0	n/a					
6:4 DC_TEST	000	R/W	Allows multiplexing internal and external supply voltages to one DC test node which can be further multiplexed to ADC10. The accuracy is 5mV/LSB (see reg. 2Eh) 000: not used 001: AVDD 010: DVDD 011: PVDD1 100: PVDD2 101: CVDD2 111: CVDD2				
			111: CVDD3				
3 PMU_GATE	0	R/W	Enables all settings made in registers 0x17-x at once. If this bit is set, changes are activated as soon as they are written to the related register. 0: no change 1: change at once				
0:2 PMU_WR_ENABLE	000	R/W	Enables extended registers 12h-x and 17h-x 000: not used 001: enables 17h-1 for PVDD1 settings enables 12h-1 for OutCntr1 settings 010: enables 17h-2 for PVDD2 settings enables 12h-2 for OutCntr2_SPDIF settings 011: enables 17h-3 for CVDD1 settings enables 12h-3 for PWM settings 100: enables 17h-4 for CVDD2 settings 101: enables 17h-5 for CVDD3 settings 110: enables 17h-6 for hibernation settings 111: not used				

© 2003-2007, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved. www.austriamicrosystems.com Revision 1v3

Table 78	RTC_	WakeUp Register
----------	------	-----------------

RTC_V	Name RTC_WakeUp				Default		
-				2-wire serial n/a			
			-	RAM Register			
				es the RTC wake-up counter and programs the 128bit SRAM. 3 bytes			
Offset: 19h		need to be written in a sequence to set the counter. The 3-byte sequence allows to set					
		the counter to every value between 1sec and 8388608sec (=97 days). The MSB of the					
			nables the wake-up counter. Byte 419 will program the static 128bit SRAM supplied by RVDD. This register is reset at a RVDD-POR.				
					t at a RVDD-POR.		
Adr.	Byte Name	Default	Access	Bit Description			
7:0	WAKE_UP_BYTE0	00h	R/W	0000 0001: 1sec			
	$(1^{st} write to 0x19 is)$			0000 0010: 2sec			
	byte 0)			0000 0100: 4sec 0000 1000: 8sec			
				0000 1000. 88ec			
				0010 0000: 32sec			
				0100 0000: 64sec			
				1000 0000: 128sec			
7:0	WAKE_UP_BYTE1	00h	R/W	0000 0001: 256sec			
	(2 nd write to 0x19			0000 0010: 512sec			
	is byte 1)			0000 0100: 1 024sec			
	. ,			0000 1000: 2 048sec			
				0001 0000: 4 096sec			
				0010 0000: 8 192sec			
				0100 0000: 16 384sec			
				1000 0000: 32 768sec			
7:0	WAKE_UP_BYTE2	00h	R/W	000 0001: 65 536sec			
	$(3^{rd}$ write to 0x19 is			000 0010: 131 072sec			
	byte 2)			000 0100: 262 144sec 000 1000: 524 288sec	*		
				000 1000: 324 200sec 001 0000: 1 048 576se			
				010 0000: 2 097 152se			
				100 0000: 4 194 304se			
				0xxx xxxxxb = wake-up			
				1xxx xxxxxb = wake-up	enabled		
7:0	SRAM_128	00000000	R/W	xxxx xxxxb = byte 4			
	(4 th 19 th write to						
	0x19 programs the			xxxx xxxxb = byte 19			
	SRAM_128 (4 th 19 th write to 0x19 programs the 128bit static SRAM)						

Table 79 USB_UTIL Register

Offset:				e serial 00h
Bit E		Controls VE	Dogiotor	
Bit E			y Register	
	Rit Namo		C step-dow	voltage and the external transistor as well as special mode bit n converters : a DVDD-POR.
7:6 I <u></u>	BitBit Name7:6I_PMOS_GATE		Access	Bit Description
		00	R/W	Sets the gate current level into the external PMOS transisto control the inrush current to VBUS 00: 1µA 01: 2µA 10: 3µA 11: 4µA
5 D	DCDC_PS_OFF	0	R/W	Disables 200uA power saving in skip mode 0: Power savings ON 1: Power savings OFF
4 C	DCDC_PMOS_OFF	0	R/W	Disables the PMOS of DCDC step down 1, 2 and 3 to be switched fully on, if the regulator cannot achieve the programmed output voltage anymore. 0: PMOS fully ON 1: PMOS switching
3:2 V	/BUS_COMP_TH	00	R/W	Sets the threshold for the VBUS comparator. The output car be read in register 25h. 00: 4.5V 01: 3.18V 10: 1.5V 11: 0.6V
1 V	/BUS_SKIP_ON	0	R/W	Enables the skip mode for the VBUS 1:2 charge pump which increases efficiency for small loads connected to VBUS sup but increases VBUS supply ripple
	/BUS_ON	0	R/W	Switches the VBUS output voltage ON and OFF 0: VBUS output voltage disabled 1: VBUS output voltage enabled
	/BUS_ON	0		Switches the VBUS output voltage ON and OFF 0: VBUS output voltage disabled 1: VBUS output voltage enabled

© 2003-2007, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved. www.austriamicrosystems.com Revision 1v3

Name	9		Base		Default				
DCDC	C15		2-wire	re serial 00h					
		15V DCDC	Step-up 0	Control Register					
Offse	et: 1Bh			current and back-light di	m rate.				
		-	r is reset at	a DVDD-POR.					
Bit	Bit Name	Default	Access	Bit Description					
7	DIM_UP_DOWN	0	R/W	Starts dimming UP/DOV when DIM_RATE = 00b 0: dim DOWN 1: dim UP	VN or switches LED back-light ON/OFF				
6:5	DIM_RATE	00	R/W	Sets the dim rate of the I_BACKLIGHT and vice 00: no dimming (imme 01: 150ms 10: 300ms 11: 500ms					
4:0	I_BACKLIGHT	00000	R/W	current source to contro					

Table 80 DCDC15 Register

Table 81 I2S Register

		Base		Default
12S			e serial	00h
	I2S Mode	Control Re	egister (Master Mode o	nly)
Offset: 1Ch	Contains lo	wer 8 bits fo	or I2S master mode clock	generation divider.
			a DVDD-POR.	
Bit Bit Name	Default	Access	Bit Description	
7:0 I2S_DIVIDER	00h	R/W	Please see master clock	divider table
chi				

Table 82 I2S_PLL_OSC Register

Nam	e		Base	1	Default			
12S_	PLL_OSC		2-wir	ire serial 00h				
Offer	et: 1Dh	I2S, PLL	and Oscilla	tor Mode Control Reg	isters			
01130		This regist	er is reset a	at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description				
7	I2S_MASTER_ON	0	R/W	Switched the I2S mast				
				0: I2S slave mode ope	eration			
				1: I2S master mode				
6	OSC24_PD	0	R/W		oscillator down. For operation a 12-			
				0: 12-24MHz oscillato	o be connected to pins XIN24/XOUT24.			
				1: powered down	i ellabled			
5	I2S_DIRECT	0	R/W		n to an input for an external master			
•		·			n the CPU). This bit overwrites prior			
					oin. Only valid fro I2S slave mode			
				operation.				
				0: disabled				
				1: enabled				
4:3	Q24M_DIVIDER	00	R/W		4M clock output or powers Q24M clock			
				output buffer down				
				00: divide by 1 01:divide by 2				
				10:divide by 4				
				11: OFF				
2:1	PLL_MODE	00	R/W	Preset of PLL bias for	the following sampling frequencies			
				00: reserved				
				01:16-48kS	Ť			
				10: 8-12kS				
		0	D ()A/	11: reserved				
0	I2S_DIVIDER_8	0	R/W	Bit 8 of I2S_DIVIDER (Please see master cloo				
				Flease see master cloc				

Bit 8 of 12S_Di Please see ma:

Table 83 System Register

Bit	n		Base		Default
Bit			2-wir	e serial	E1h
Offset Bit		System Se		-	
	: 20h	down by a h	nigh level fo		FE. The IC can also be emergency sh reg. 24h) at the PWRUP input pin
	Bit Name	Default	Access	Bit Description	
7:4	Version <3:0>	1111	R	AFE number to identify	the decign version
1.4	version < 5.0>	1111	ĸ	1111: revision 7	the design version
3	HEARTBEAT_ON	0	R/W	Heartbeat (HBT) Watch The watchdog counter input pin which has to watchdog counter is no When start-up sequence	will be reset by a rising edge at the H boccur at least every 500ms. If the ot reset, the AFE will be powered down at invoked via the XRES output pin typ., 60µs min) isabled
2	JTEMP_OFF	0	R/W	•	upervision (level can be set in registe /ision enabled
1	WATCHDOG_ON	0	R/W	2-wire serial interface To reset the watchdog has to be performed at	watchdog counter a 2-wire serial read operatior least every 500ms. If the watchdog e AFE will be powered down. ed
0	PWR_HOLD	1	R/W		ared and AFE is powered down
		·0 2		0	

Table 84 Supervisor Register

Name	e		Base		Default	
SUP	ERVISOR		2-wir	e serial	00h	
		Supervisor	Register			
Offse	Offset: 21hSets the threshold levels of battery supply and junction temperature supervision.This register is reset at a DVDD-POR.					
Bit	Bit Name	Default	Access	Bit Description		
7:5	BVDD_SUP	000	R/W	Sets the threshold (bro for an interrupt at low b V_BrownOut=2.74+BVD 000: 2.74V 001: 2.80V 110: 3.10V 111: 3.16V		
4:0	JTEMP_SUP	00000	R/W	Sets the threshold for j shutdown and junction Invoke shutdown at: JT	emp_SD=140-JTEMP_Sup*5°C mp_IRQ=120-JTEMP_Sup*5°C /n _	
Table	85 Charger Register	- - -	C			

Nam	e		Base		Default
CHA	RGER		2-wir	e serial	00h
		Charger (Control Reg	gister	1
Offs	et: 22h			ent, end of charge voltag t a DVDD-POR.	e and battery temp. supervision.
Bit	Bit Name	Default	Access	Bit Description	
7	BAT_TEMP_OFF	0	R/W	0: enables 15uA supp 1: disables supply	ly for external 100k NTC resistor
6:4	CHG_I	000	R/W	set maximum charging	current
				111: 400 mA	
				110: 350 mA	
				101: 300 mA	
				100: 250 mA	
				011: 200 mA	
				010: 150 mA	
				001: 100 mA	
				000: 50 mA	
3:1	CHG_V	000	R/W	set maximum charger v	voltage in 50mV steps
				111: 4.25 V	
				110: 4.2 V	
				001: 3.95 V	
				000: 3.9 V	
0	CHG_OFF	0	R/W	0: enables Charger	
	Ψ.			1: disables Charger	

Table 86First Interrupt Register

Name	9		Base		Default	
IRQ_	ENRD_0		2-wir	e serial	00h	
		First Interr	upt Regis	ter		
Offse	et: 23h	interrupts, w register at t	vhile with re he same tin	iting to this register will enable/disable the corresponding ading you get the actual interrupt status and will clear the e. It is not possible to read back the interrupt enable/disable s reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description		
7	CVDD2_EN_SD	0	W	CVDD2 occurs 0: disable 1: enable	FE when a –10% under-voltage spike at	
	CVDD2_UNDER	х	R		5% under-voltage at CVDD1 occurs	
6	CVDD2_EN_IRQ	0	W	Enables interrupt for ov CVDD2 0: disable 1: enable	ver-voltage/under-voltage supervision of	
	CVDD2_OVER	х	R	This bit is set when a +	8% over-voltage at CVDD1 occurs	
5	CVDD1_EN_SD	0	W	Invokes shut-down of A CVDD1 occurs 0: disable 1: enable	FE when a –10% under-voltage spike at	
	CVDD1_UNDER	x	R	This bit is set when a -	5% under-voltage at CVDD1 occurs	
4	CVDD1_EN_IRQ	0	W	Enables interrupt for ov CVDD1 0: disable 1: enable	ver-voltage/under-voltage supervision of	
	CVDD1_OVER	Х	R	This bit is set when a +	8% over-voltage at CVDD1 occurs	
3	PVDD2_EN_SD	0	W	Invokes shut-down of AFE when a –10% under-voltage spike at PVDD2 occurs 0: disable 1: enable		
	PVDD2_UNDER	x	R		5% under-voltage at PVDD2 occurs	
2	PVDD2_EN_IRQ	0	⊗	PVDD2 0: disable 1: enable	ver-voltage/under-voltage supervision of	
	PVDD2_OVER	x	R		5% over-voltage at PVDD2 occurs	
1	PVDD1_EN_SD	0	W	Invokes shut-down of A PVDD1 occurs 0: disable 1: enable	FE when a –10% under-voltage spike at	
	PVDD1_UNDER	X	R		5% under-voltage at PVDD1 occurs	
0	PVDD1_EN_IRQ	0	W	PVDD1 0: disable 1: enable	ver-voltage/under-voltage supervision of	
	PVDD1_OVER	х	R	This bit is set when a +	5% over-voltage at PVDD1 occurs	

Table 87Second Interrupt Register

Nam	e		Base	•	Default		
IRQ_	ENRD_1		2-wir	2-wire serial 00h			
		Second Int	terrupt Re	gister			
Offse	et: 24h	Please be a interrupts, w register at t	ware that w while with r he same tin	writing to this register will eading you get the actual me. It is not possible to re is reset at a DVDD-POR.			
Bit	Bit Name	Default	Access	Bit Description			
7	SD_TIME	0	R/W		he emergency shut-down time from shut-down of AS3517 is invoked by a UP input pin.		
6		0	n/a				
5	PWRUP_IRQ	0	W	the PWRUP input pin o 0: disable 1: enable			
		x	R		r a high level of min. BVDD/3 at the rs (PWRUP pin is commonly connected		
4	WAKEUP_IRQ	0	W	Enables interrupt which RTC wake-up counter of 0: disable 1: enable	n is invoked whenever a wake-up from occurs		
		Х	R	This bit is set when a w wake-up counter.	vake-up has been invoked by the RTC		
3	VOXM2_IRQ	VOXM2_IRQ 0 W					
		x	R	This bit is set when a v at MIC2 has been reac	oltage threshold of 5mV _{RMS} (unfiltered) hed (voice activation)		
2	VOXM1_IRQ	0	W	Enables interrupt which threshold at MIC1 inpu 0: disable 1: enable	n is invoked by reaching a voltage t (voice activation)		
		x	R	at MIC1 has been reac			
1	CVDD3_EN_SD	0	W	CVDD2 occurs 0: disable 1: enable	FE when a -10% under-voltage spike at		
	CVDD3_UNDER	X	R		5% under-voltage at CVDD1 occurs		
0	CVDD3_EN_IRQ	0	W	CVDD2 0: disable 1: enable	ver-voltage/under-voltage supervision of		
	CVDD3_OVER	Х	R	This bit is set when a +	8% over-voltage at CVDD1 occurs		

Table 88 Third Interrupt Register

Name IRQ_ENRD_2			Base	e serial	Default 00h	_
IRQ_	_ENRU_2				Joh	_
Offse	et: 25h	interrupts, wh register at the	are that v ile with re same tir	vriting to this register will eading you get the actual	enable/disable the corresponding interrupt status and will clear the ead back the interrupt enable/disable	
Bit	Bit Name		Access	Bit Description		
7	BATTEMP_HIGH (level)	0	W	Battery over-temperatu 0: disable 1: enable interrupt if ba The interrupt must not battery temperature su	attery temperature exceeds 45°C be enabled if the charger block and pervision is disabled	
		x	R		below 45°C was too high and the charger was will be turned on again, when the	
6	CHG_EOC (level)		W	disabled	be enabled if the charger block is	
		x	R	nominal current, turn o	progress e, charging current is below 10% of	
5	CHG_STATUS	X	R	0: no charger input sou 1: charger input source connected during wake	e connected, also valid if charger is	
4	CHG_CHANGED (status change)	0	W	Charger input status ch 0: disable		
		x	R	Charger input status ch 0: charger input status 1: charger input status		
3	USB_STATUS	x	R	0: no USB input connected 1: USB input connected, also valid if USB is connected during wakeup. The threshold can be set in the USB_UTIL register (1Ah)		
2	USB_CHANGED (status change)		W	of VBUS pin. The thres register (1Ah)	on a low to high or high to low change hold can be set in the USB_UTIL	
		x	R	USB input status chang 0: USB input status not 1: USB input status cha		

Bit Bit Name Default Access Bit Description 1 RVDD_LOW (level) 0 W Real time clock supply (RVDD) under-voltage interrupt sett 0: disable 1: enable x R Real time clock supply interrupt reading 0: RTC supply o.k. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up ev the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hibernal or shutdown. For a valid reading, the interrupt has to be enabled first.	Third Interrupt Register Offset: 25h Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disabl settings. This register is reset at a DVDD-POR. Bit Bit Name Default Access Bit Description 1 RVDD_LOW (level) 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1: enable 1 RVDD_LOW (level) 0 W Real time clock supply interrupt reading 0: RTC supply 0.k. 1 RC supply 0.k. 1: RTC supply 0.k. 1: RTC supply 0.k. 1 R Real time clock supply interrupt reading 0: RTC supply 0.k. 1: RTC supply 0.k. 1 N Real time clock supply interrupt reading 0: RTC supply 0.k. 1: RTC supply 0.k. 1 R BVDD_LOW (level) 0 W 0 BVDD_LOW 0 W 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable	Third Interrupt Register Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register is reset at a DVDD-POR. Bit Bit Name Default Access Bit Description 1 RVDD_LOW (level) 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1: enable 1 RVDD_LOW (level) 0 W Real time clock supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up exite interrupt gets set in hibernation or during power-up exite interrupt is not enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enabled 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enabled 1 RVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable 1: Enab	Third Interrupt Register Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register is reset at a DVDD-POR. Bit Bit Name Default Access Bit Description 1 RVDD_LOW (level) 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1: enable 1 RVDD_LOW (level) 0 W Real time clock supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up exite interrupt gets set in hibernation or during power-up exite interrupt is not enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enabled 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enabled 1 RVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable 1: Enab	IRQ_	_ENRD_2		_		
Offset: 25h Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register is reset at a DVDD-POR. Bit Bit Name Default Access Bit Description 1 RVDD_LOW (level) 0 W Real time clock supply (RVDD) under-voltage interrupt setting. 1: enable x R Real time clock supply interrupt reading 0: RTC supply 0.k. 1: enable 1: enable x R Real time clock supply interrupt reading 0: RTC supply 0.k. 1: enabled thus allowing to recognise a change of the battery connected to BVDDR during hibernatior or during power-up eventhe interrupt gets set in hibernation or during power-up eventhe interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hibernatior or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: disable 1: enable 1: enable 1: enabl	Offset: 25h Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disabl settings. This register is reset at a DVDD-POR. Bit Bit Name Default Access Bit Description 1 RVDD_LOW (level) 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1: enable 1 RVDD_LOW (level) 0 W Real time clock supply interrupt reading 0: RTC supply o.k. 1: RTC supply o.k. 1: RTC supply o.k. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up ever the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable 1 RVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable	Offset: 25h Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register is reset at a DVDD-POR. Bit Bit Name Default Access Bit Description 1 RVDD_LOW 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1 RVDD_LOW 0 W Real time clock supply ok. 1: enable X R Real time clock supply ok. 1: enable X R Real time clock supply ok. 1: RtC supply (RVDD) was low, RTC not longer valid The interrupt less set in hibrenation or during power-up exite in entrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hiberna or shutdow. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW 0 W BVDD under-voltage supervisor interrupt setting 1: enable X R BVDD supervisor interrupt setting 0: disable X R BVDD supervisor interrupt setting 1: BVDD <td< th=""><th>Offset: 25h Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register is reset at a DVDD-POR. Bit Bit Name Default Access Bit Description 1 RVDD_LOW 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1 RVDD_LOW 0 W Real time clock supply ok. 1: enable X R Real time clock supply ok. 1: enable X R Real time clock supply ok. 1: RtC supply (RVDD) was low, RTC not longer valid The interrupt less set in hibrenation or during power-up exite in entrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hiberna or shutdow. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW 0 W BVDD under-voltage supervisor interrupt setting 1: enable X R BVDD supervisor interrupt setting 0: disable X R BVDD supervisor interrupt setting 1: BVDD <td< th=""><th></th><th></th><th></th><th></th><th></th><th>00h</th></td<></th></td<>	Offset: 25h Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register is reset at a DVDD-POR. Bit Bit Name Default Access Bit Description 1 RVDD_LOW 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1 RVDD_LOW 0 W Real time clock supply ok. 1: enable X R Real time clock supply ok. 1: enable X R Real time clock supply ok. 1: RtC supply (RVDD) was low, RTC not longer valid The interrupt less set in hibrenation or during power-up exite in entrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hiberna or shutdow. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW 0 W BVDD under-voltage supervisor interrupt setting 1: enable X R BVDD supervisor interrupt setting 0: disable X R BVDD supervisor interrupt setting 1: BVDD <td< th=""><th></th><th></th><th></th><th></th><th></th><th>00h</th></td<>						00h
Offset: 25h interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register is reset at a DVDD-POR. Bit Bit Name Default Access Bit Description 1 RVDD_LOW (level) 0 W Real time clock supply (RVDD) under-voltage interrupt sett 0: disable 1: enable 1 RVDD_LOW (level) 0 W Real time clock supply (RVDD) under-voltage interrupt sett 0: disable 1: enable x R Real time clock supply o.k. 1: RTC supply o.k. 1: RTC supply o.k. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt set or enabled thus allowing to recognise a change of the battery connected to BVDDR during hibernal or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD under-voltage supervisor interrupt setting 0: BVDD is above brown out level	Offset: 25h interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disabl settings. This register is reset at a DVDD-POR. Bit Bit Name Default Access Bit Description 1 RVDD_LOW (level) 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1: enable 1 RVDD_LOW (level) 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1: enable x R Real time clock supply o.k. 1: RTC supply o.k. 1: RTC supply o.k. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt set of the battery connected to BVDDR during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD under-voltage supervisor interrupt setting 0: BVDD under-voltage supervisor interrupt setting 0: BVDD under-voltage supervisor interrupt setting 0: BVDD is above brown out level	Offset: 25h interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register at VDD_PCR. Bit Bit Name Default Access Bit Description 1 RVDD_LOW 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1 RVDD_LOW 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1 RVDD_LOW 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1 RVDD_LOW 0 W Real time clock supply ok. 1 RVDD_LOW 0 W Real time clock supply ok. 1 R Real time clock supply ok. 1: RTC supply (RVDD) was low, RTC not longer valid 0 BVDD_LOW 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1 enabled first. R BVDD supervisor interrupt setting 0: disable 1 enabled first. R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1 enabled first. R BVDD supervisor interrupt setting 0: BV	Offset: 25h interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register at VDD_PCR. Bit Bit Name Default Access Bit Description 1 RVDD_LOW 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1 RVDD_LOW 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1 RVDD_LOW 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1 RVDD_LOW 0 W Real time clock supply ok. 1 RVDD_LOW 0 W Real time clock supply ok. 1 R Real time clock supply ok. 1: RTC supply (RVDD) was low, RTC not longer valid 0 BVDD_LOW 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1 enabled first. R BVDD supervisor interrupt setting 0: disable 1 enabled first. R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1 enabled first. R BVDD supervisor interrupt setting 0: BV				-		
Bit Bit Name Default Access Bit Description 1 RVDD_LOW (level) 0 W Real time clock supply (RVDD) under-voltage interrupt sett 0: disable 1: enable x R Real time clock supply interrupt reading 0: RTC supply o.k. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up ev the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hibernat or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level	Bit Bit Name Default Access Bit Description 1 RVDD_LOW (level) 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1: enable x R Real time clock supply interrupt reading 0: RTC supply o.k. 0 Real time clock supply interrupt reading 0: RTC supply o.k. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up ev the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level	Bit Bit Name Default Access Bit Description 1 RVDD_LOW (level) 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1 enable x R Real time clock supply interrupt reading 0: RTC supply o.k. 1 : RTC Supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up evide the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable 2: disable 1 x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level 1: BVDD has reached brown out level 1: BVDD has reached brown out level	Bit Bit Name Default Access Bit Description 1 RVDD_LOW (level) 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1 enable x R Real time clock supply interrupt reading 0: RTC supply o.k. 1 : RTC Supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up evide the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable 2: disable 1 x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level 1: BVDD has reached brown out level 1: BVDD has reached brown out level	Offs	et: 25h	interrupts, register at	while with re the same tin	eading you get the ne. It is not possil	e actual interrupt status and will clear the ole to read back the interrupt enable/disabl
1 RVDD_LOW (level) 0 W Real time clock supply (RVDD) under-voltage interrupt sett 0: disable 1: enable x R Real time clock supply interrupt reading 0: RTC supply o.k. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up ev the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hibernat or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD sabove brown out level 0	1 RVDD_LOW (level) 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1: enable x R Real time clock supply interrupt reading 0: RTC supply o.k. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up ev the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD by	1 RVDD_LOW (level) 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1: enable x R Real time clock supply interrupt reading 0: RTC supply 0.K. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up ev the interrupt gets set in hibernation or during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD supervisor interrupt setting 0: BVDD has reached brown out level 1: BVDD has reached brown out level 1: BVDD has reached brown out level 1: BVDD has reached brown out level	1 RVDD_LOW (level) 0 W Real time clock supply (RVDD) under-voltage interrupt set 0: disable 1: enable x R Real time clock supply interrupt reading 0: RTC supply 0.K. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up ev the interrupt gets set in hibernation or during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD supervisor interrupt setting 0: BVDD has reached brown out level 1: BVDD has reached brown out level 1: BVDD has reached brown out level 1: BVDD has reached brown out level	Bit	Bit Name		-		
(level) 0: disable 1: enable 1: enable x R Real time clock supply interrupt reading 0: RTC supply 0.k. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up ev the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hibernation or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level	(level) 0: disable 1: enable 1: enable x R Real time clock supply interrupt reading 0: RTC supply o.k. 1: RTC supply o.k. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up evide 0 BVDD_LOW 0 W (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable 1: enable x R BVDD supervisor interrupt setting 0: disable 1: enable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level	(level) 0: disable 1: enable x R Real time clock supply interrupt reading 0: RTC supply 0.K. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up ex- the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W x R BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (24	(level) 0: disable 1: enable x R Real time clock supply interrupt reading 0: RTC supply 0.K. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up ex- the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W x R BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (24					-	
x R Real time clock supply interrupt reading 0: RTC supply o.k. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up ev the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hibernat or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level	x R Real time clock supply interrupt reading 0: RTC supply 0.k. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up ev the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hibernai or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level	x R Real time clock supply interrupt reading 0: RTC supply 0.k. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt sets in hibernation or during power-up exite interrupt is so tenabled thus allowing to recognise a change of the battery connected to BVDDR during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: disable 1: BVDD has reached brown out level 1: BVDD has reached brown out level 1: BVDD has reached brown out level 1: BVDD has reached brown out level 1: BVDC has reached brown out level 1: BVDC has reached brown out level	x R Real time clock supply interrupt reading 0: RTC supply 0.k. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt sets in hibernation or during power-up exite interrupt is so tenabled thus allowing to recognise a change of the battery connected to BVDDR during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: disable 1: BVDD has reached brown out level 1: BVDD has reached brown out level 1: BVDD has reached brown out level 1: BVDD has reached brown out level 1: BVDC has reached brown out level 1: BVDC has reached brown out level						
0: RTC supply o.k. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up ev the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hibernat or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 X R BVDD supervisor interrupt setting 0: BVDD is above brown out level	0: RTC supply o.k. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up ev the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 X R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: enable	0: RTC supply o.k. 1: RTC supply (RVDD) was low, RTC not longer valid 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting. 0: disable 1: enable 1: enable 1: enable 1: enable x R BVDD supervisor interrupt setting 0: BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level 1: BVDD has reached brown out level 1: BVDD has reached brown out level 1: BVDD kipervisor interrupt setting 0: BVDE is above brown out level	0: RTC supply o.k. 1: RTC supply (RVDD) was low, RTC not longer valid 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting. 0: disable 1: enable 1: enable 1: enable 1: enable x R BVDD supervisor interrupt setting 0: BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level 1: BVDD has reached brown out level 1: BVDD has reached brown out level 1: BVDD kipervisor interrupt setting 0: BVDE is above brown out level						
0 BVDD_LOW 0 W BVDD under-voltage supervisor interrupt setting 0 BVDD_LOW 0 W BVDD under-voltage supervisor interrupt setting 0: BVDD_LOW 0 W BVDD under-voltage supervisor interrupt setting 0: BVDD_LOW 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable 1: enable 1: BVDD supervisor interrupt setting 0: BVDD is above brown out level	0 BVDD_LOW 0 W BVDD under-voltage supervisor interrupt setting 0 BVDD_LOW 0 W BVDD under-voltage supervisor interrupt setting 0 BVDD_LOW 0 W BVDD under-voltage supervisor interrupt setting 0: BVDD_LOW 0 W BVDD under-voltage supervisor interrupt setting 0: BVDD_LOW 0 W BVDD under-voltage supervisor interrupt setting 0: BVDD_LOW 1: enable 1: 1: BVDD_LOW 1: BVDD under-voltage supervisor interrupt setting 0: BVDD_LOW 1: BVDD under-voltage supervisor interrupt setting 1: BVDD by a bove brown out level 1: 1: BVDD supervisor interrupt setting 0: 0: BVDD is above brown out level 1: 1: BVDD has reached brown out level 1:	1: RTC supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up ex- the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (24	1: RTC supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up ex- the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. 0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (24			x	R		
0 BVDD_LOW 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD supervisor interrupt setting 1: BVDD by BVDD under-voltage 0: BVDD supervisor interrupt setting 0: BVDD supervisor interrupt setting 1: BVDD by BVDD under-voltage 0: BVDD supervisor interrupt setting 0: BVDD supervisor interrupt setting 1: BVDD by BVDD is above brown out level 1: BVDD has reached brown out level 1: BVDD has reached brown out level	0 BVDD_LOW 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD supervisor interrupt setting 1: BVDD by BVDD under-voltage 0: BVDD supervisor interrupt setting 0: BVDD supervisor interrupt setting 1: BVDD by BVDD under-voltage 1: enable 1: BVDD by BVDD under-voltage 1: BVDD by BVDD under-voltage 1: enable 1: enable 1: BVDD by BVDD by BVDD under-voltage 1: BVDD by BVDD	Image: Constraint of the interrupt gets set in hibernation or during power-up exists of the battery connected to BVDDR during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. Image: Omega interrupt (level) Image: Omega interrupt (level) Image: Omega interrupt (level) Image: Omega interrupt (level) <t< td=""><td>Image: Constraint of the interrupt gets set in hibernation or during power-up exists of the battery connected to BVDDR during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. Image: Omega interrupt (level) Image: Omega interrupt (level) <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td></t<></td></t<>	Image: Constraint of the interrupt gets set in hibernation or during power-up exists of the battery connected to BVDDR during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. Image: Omega interrupt (level) Image: Omega interrupt (level) Image: Omega interrupt (level) Image: Omega interrupt (level) <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td></t<>						
0 BVDD_LOW 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable X R BVDD supervisor interrupt setting 0: BVDD is above brown out level	0 BVDD_LOW 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable X R BVDD supervisor interrupt setting 0: BVDD is above brown out level	Image: Construct the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. Image: Construct the interrupt is by	Image: Construct the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hiberna or shutdown. For a valid reading, the interrupt has to be enabled first. Image: Construct the interrupt is by						
0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level	0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level	0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (24	0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (24						
0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level	0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level	0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (24	0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (24					change of the b	attery connected to BVDDR during hiberna
0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level	0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level	0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (24	0 BVDD_LOW (level) 0 W BVDD under-voltage supervisor interrupt setting 0: disable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (24						r a valid reading, the interrupt has to be
(level) 0: disable 1: enable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level	(level) 0: disable 1: enable 1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level	(level) (level) 0: disable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (24	(level) (level) 0: disable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (24	0		0	10/		tage supervisor intersuct as the
x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level	x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level	1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (24	1: enable x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (24	U	—	U	vv		lage supervisor interrupt setting
x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level	x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level	x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (24	x R BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (24						
1: BVDD has reached brown out level	1: BVDD has reached brown out level	1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (24	1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (24			х	R		
		The threshold can be set in the SUPERVISOR register (24	The threshold can be set in the SUPERVISOR register (24						
						3		0	
					e				

Table 89 Fourth Interrupt Register

Name			Base		Default			
	ENRD_3			e serial	0x00			
		Fourth Int	errupt Reg	jister				
				re that writing to this register will enable/disable the corresponding				
Offse	t: 26h				I interrupt status and will clear the			
					ead back the interrupt enable/disable			
			nis register i	s reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description				
7	JTEMP_HIGH	0	W	Supervisor junction over	er-temperature interrupt setting			
	(level)			0: disable				
				1: enable				
		х	R		er-temperature interrupt reading			
				0: chip temperature be	low threshold			
				1: chip temperature ha	s reached the threshold			
				The threshold can be s	et in the SUPERVISOR register (21h)			
6		0	n/a					
5	HPH_OVC	0	W	Headphone over-current	nt interrupt setting			
	(level)			0: disable				
				1: enable				
				The interrupt must not	be enabled if the headphone block is			
				disabled				
		Х	R	Headphone over-current				
				0: no over-current dete				
					rent detected, headphone amplifier was			
					t thresholds are 150mA at HPR / HPL			
					pin. The shut-down time can be set in			
				HPH_OUT_R register (
4	I2S_STATUS	х	R	0: no LRCK on I2S inte				
				1: LRCK on I2S interfa				
3	I2S_CHANGED	0	W	I2S input status change	e interrupt setting			
	(status change)			0: disable				
				1: enable				
		x	R	12S input status change				
				0: I2S input status not	5			
2		0	14/		nged, check I2S_status			
2	MIC2_CONNECT	0	W	0: disable	detection interrupt setting			
	(level)							
		V	R	1: enable Microphone 2 connect	detection interrupt reading			
			T.	0: no microphone connect				
				1: microphone connect	•			
					woked when the microphone stage is			
					Q will be released after enabling the			
				microphone stage.				
					e during operation has to be done by			
				measuring the supply of				
1	MIC1_CONNECT	0	W		detection interrupt setting			
	(level)			0: disable	eccesion menupi ootting			
				1: enable				
		x	R		detection interrupt reading			
				0: no microphone conn				
				1: microphone connect				
					woked when the microphone stage is			
					Q will be released after enabling the			
				microphone stage.				
					e during operation has to be done by			
		1	1	measuring the supply of				

 $\boldsymbol{\lambda}$

Name	9		Base		Default
IRQ_	ENRD_3		2-wir	e serial	0x00
		Fourth Inte	errupt Reg	jister	
Offse	et: 26h	interrupts, v register at t	vhile with re he same tin	eading you get the actual	enable/disable the corresponding interrupt status and will clear the ead back the interrupt enable/disable
Bit	Bit Name	Default	Access	Bit Description	
0	HPH_CONNECT	0	W	Headphone connect de	tection interrupt setting
	(level)			0: disable	
				1: enable	
		х	R		tection interrupt reading
				0: no headphone conne	
				1: headphone connecte	d
					voked when the headphone stage is
					Q will be released after enabling the
				headphone stage.	
				Detecting a headphone	during operation is not possible.

Table 90 Fifth Interupt Register

IRQ_ENRD_4			e serial	0x00	-		
Fifth Interrupt							
Offset: 27h Please be aware interrupts, while register at the s		ware that w hile with re ne same tir	t Register re that writing to this register will enable/disable the corresponding e with reading you get the actual interrupt status and will clear the same time. It is not possible to read back the interrupt enable/disable egister is reset at a DVDD-POR.				
Bit Bit Name	Default	Access	Bit Description				
7:6 T_DEB<1:0>	00	R/W	Sets the USB and Char 00: 340ms 01: 170ms 10: 85ms 11: 4ms	Ċ			
5 XIRQ_AH	0	R/W	Sets the active output s 0: IRQ is active low 1: IRQ is active high	state of the XIRQ line:			
4 XIRQ_PP	0	R/W	Sets the XIRQ output b 0: IRQ output is open 1: IRQ output is push p	drain			
3 REM2_DET 0 V (edge)			Microphone 2 remote k 0: disable 1: enable	ey press detection interrupt setting			
	X	R	0: no key press detecte 1: Microphone 2 supply	ey press detection interrupt reading ed v current got increased, remote key sure MICS supply current			
2 REM1_DET 0 W (edge)			Microphone 1 remote k 0: disable 1: enable	ey press detection interrupt setting			
	x	R	0: no key press detecte 1: Microphone 1 supply press detected -> meas	r current got increased, remote key sure MICS supply current			
(edge)		W	RTC timer interrupt sett 0: disable 1: enable	-			
	x	R	interrupt can be done v	surred occurred. Selecting minute or second ia RTCT register (29h)			
0 ADC_EOC 0 W (edge)			ADC end of conversion 0: disable 1: enable				
	X	R	ADC end of conversion interrupt reading 0: ADC conversion not finished 1: ADC conversion finished. Read out ADC_0 and ADC_1 register to get the result (2Eh & 2Fh)				

Table 91 RTCV Register

Name			Base	1	Default		
RTCV			2-wir	e serial	23h		
Offset: 28h RTC Voltage			age Registe	er			
This		This regist	s register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description			
7:4 V_RVDD 0010		R/W		ut voltage level (1V to 2.5V)			
				Default: 1.2V			
				RVDD= 1V + V_RVDD*0.1V			
3:2							
1 RTC_ON 1		R/W					
				0: Disable clock for RTC counter			
				1: Enables clock for F	RTC counter		
0 OSC32_ON 1		1	R/W	Switches the 32kHz os	cillator ON A 32kHz watch crystal need		
				to be connected to pins	SXIN32/XOUT32		
				0: Disable 32kHz oscill	ator		
				1: Enables 32kHz osc	illator		

Table 92 RTCV Register

Name			Base	9	Default	
RTCT				re serial	40h	
Offset: 29h RTC Timing		g Regist	er			
01100		This register is reset at a RVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description		
7	IRQ_MIN	0	R/W	0: generates an interrupt every second 1: generates an interrupt every minute The interrupt has to be enable in IRQ_ENRD_4 (27h)		
6:0	RTC_TBC<6:0>	100000	R/W	32kHz crystal.	,	

Table 93 RTC_0 to RTC_3 Register

Name			Base		Default			
RTC_0 to RTC_3			2-wire	e serial	00 00 00 00h			
Offset: 2Ah to 2Dh		RTC Time-	RTC Time-base Seconds Register					
		This register						
Adr.	Byte Name	Default Access Bit Description		Bit Description				
2Ah	RTC_0	00h R/W QRTC<7:0>; RTC seconds bits 0 to 7			nds bits 0 to 7			
2Bh	2Bh RTC_1 00h R/V		R/W	QRTC<15:8>; RTC seconds bits 8 to 15				
2Ch	RTC_2	00h	R/W	QRTC<23:9>; RTC seconds bits 9 to 23				
2Dh	RTC_3	00h	R/W QRTC<31:24>; RTC seconds bits 24 to 31					

Table 94 ADC_0 Register

	Name				Default		
ADC_0 2-			2-wir	ire serial 0000 00xx			
First 10-bit ADC			t ADC Reg	C Register			
Offse	et: 2Eh	Writing to the	Vriting to this register will start the measurement of the selected source.				
			nis register is reset at a DVDD-POR, exception are bit 8 and 9.				
Bit	Bit Name	Default	Access	Bit Description			
7:4	ADC_Source	00000000	R/W	Selects ADC input sour	rce		
				0000: CHGOUT			
				0001: BVDDR			
				0010: defined by DC_T	EST in register 0x18		
				0011: CHGIN			
				0100: VBUS			
				0101: BatTemp			
				0110: MIC1S			
			0111: MIC2S				
			1000: VBE_1uA				
				1001: VBE_2uA			
				1010: I_MIC1S			
				1011: I_MIC1S			
				1100: RVDD			
				1101: reserved			
				1110: reserved			
				1101: reserved			
3:2		00	n/a		X		
1:0	ADC<9:8>	XX	R/W	ADC result bit 9 to 8			
Table	95 ADC_1 Register	÷					

Table 95 ADC_1 Register

Name			Base		Default
ADC_1			2-wire serial		XXXX XXXX
Offse	et: 2Fh	Second 10-bit ADC Register			
Unse			r is not rese	et.	
Bit	Bit Name	Default	ault Access Bit Description		
7:0	ADC<7:0>	XXXX XXXX	R/W	ADC result bit 7 to 0	

Table 96 UID_0 to UID_7 Register

Name			Base		Default		
UID_0 to UID_7				e serial	n/a		
Offset	Offset: 38h to 3Fh		que ID Register				
•			r is read on	ly and is not reset.			
Adr.	Byte Name	Default	Default Access Bit Description				
38h	UID_0	n/a	R	Unique ID byte 0			
39h	UID_1	n/a	R	Unique ID byte 1			
3Ah	UID_2	n/a	R	Unique ID byte 2			
3Bh	UID_3	n/a	R	Unique ID byte 3			
3Ch	UID_4	n/a	R	Unique ID byte 4			
3Dh	UID_5	n/a	R	Unique ID byte 5			
3Eh	UID_6	n/a	R	Unique ID byte 6			
3Fh	UID_7	n/a	R	R Unique ID byte 7			

10 Typical Application

Figure 32 Typical Application Schematic 1



Figure 33 Typical Application Schematic 2



^{© 2003-2007,} austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved. www.austriamicrosystems.com Revision 1v3

11 Copyright

Copyright © 2008, austriamicrosystems AG, Schloss Premstaetten, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks of their respective companies.

12 Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent identification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical lifesupport or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.

13 Contact Information

Headquarters:

austriamicrosystems AG Business Unit Communications A 8141 Schloss Premstätten, Austria T. +43 (0) 3136 500 0 F. +43 (0) 3136 5692 info@austriamicrosystems.com

For Sales Offices, Distributors and Representatives, please visit:

www.austriamicrosystems.com

