PERICOM

PI74ALVCH16652

16-Bit Bus Transceiver and Register with 3-State Outputs

Product Features

- PI74ALVCH16652 is designed for low voltage operation
- $V_{CC} = 2.3 V \text{ to } 3.6 V$
- Hysteresis on all inputs
- Typical V_{OLP} (Output Ground Bounce) <0.8V at V_{CC}=3.3V, T_A=25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) <2.0V at V_{CC} = 3.3V, T_A = 25°C
- Bus Hold retains last active bus state during 3-State, eliminating the need for external pullup resistors
- Industrial operation at -40°C to +85°C
- Packages available:
 - -56-pin 240 mil wide plastic TSSOP (A)
 - 56-pin 300 mil wide plastic SSOP (V)

Product Pin Configuration

0		
1OEAB 1CLKAB 1SAB GND 1A1	2 3 4 5	56] 10EBA 55] 1CLKBA 54] 1SBA 53] GND 52] 1B1 51] 1B2
1A1 1A2 VCC 1A3 1A4 1A5 GND 1A6 1A7 1A8 2A1 2A2 2A3 GND 2A4 2A5 2A6 VCC 2A7 2A8	6 7 8 9 10 56-Pin 11 A,V 12 13 14 15 16 17 18 19 20 21 22 23	52 1B1 51 1B2 50 Vcc 49 1B3 48 1B4 47 1B5 46 GND 45 1B6 44 1B7 43 1B8 42 2B1 41 2B2 40 2B3 39 GND 38 2B4 37 2B5 36 2B6 35 Vcc 34 2B7 33 2B8
GND [2SAB [2CLKAB [2OEAB [26	32 GND 31 2SBA 30 2CLKBA 29 2OEBA

Product Description

Pericom Semiconductor's PI74ALVCH series of logic circuits are produced in the Company's advanced 0.5 micron CMOS technology, achieving industry leading speed.

The PI74ALVCH16652 is a 16-bit bus transceiver and register designed for low 2.3V to 3.6V Vcc operation. It consists of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The device can be used as two 8-bit transceivers or one 16-bit transceiver.

Complementary Output Enable (OEAB and \overline{OEBA}) inputs are provided to control the transceiver functions. Select Control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. Circuitry used for Select Control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data.

Data on the A or B bus, or both, can be stored in the internal D flipflops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the levels on the Select Control or Output Enable inputs. When SAB and SBA are in the real-time transfer mode, it also is possible to store data without using the internal D-type flip-lops by simultaneously enabling OEAB and \overline{OEBA} . In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are in the highimpedance state, each set of bus lines remains at its last level configuration.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OEBA} should be tied to Vcc through a pull-up resistor and OEAB should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sinking current sourcing capability of the driver.



Logic Block Diagrams





Product Pin Description

Pin Name	Description
OEAB	Output Enable Inputs (Active HIGH)
OEBA	Output Enable Inputs (Active LOW)
xCLKAB, xCLKBA	Clock Pulse Inputs
xSAB, xSBA	Select Control Inputs
xAx	Data Register A Inputs, Data Register B Outputs
xBx	Data Register B Inputs, Data Register A Outputs
GND	Ground
Vcc	Power

Truth Table⁽¹⁾

		Inpu	ts			Data	I/O*	Occurtion on Exection
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 - A8	B1 - B8	Operation or Function
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	\uparrow	Ŷ	Х	Х	Input	Input	Store A and B data
X	Н	\uparrow	H or L	Х	Х	Input	Unspecified**	Store A, hold B
Н	Н	\uparrow	Ŷ	X**	Х	Input	Output	Store A in both registers
L	X	H or L	Ŷ	Х	Х	Unspecified**	Input	Hold A, store B
L	L	\uparrow	Ŷ	Х	X**	Output	Input	Store B in both registers
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus
Н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
Н	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus & stored B data to A bus

Notes:

1. H = High Voltage Level, X = Don't Care,

L=Low Voltage Level, \uparrow =LOW-to-HIGH Transition

* The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.

** Select control = L; clocks can occur simultaneously. Select control = H; to load both registers, clocks must be staggered.





Note:

1. Cannot transfer data to A bus and B bus simultaneously.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature
Ambient Temperature with Power Applied40°C to $+85^{\circ}$ C
Input Voltage Range, V_{IN} –0.5V to $V_{CC} \mbox{+}0.5V$
Output Voltage Range, V_{OUT} –0.5V to V_{CC}+0.5V
DC Input Voltage –0.5V to+5.0V
DC Output Current 100 mA
Power Dissipation 1.0W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, $T_A = -40^{\circ}$ C to +85°C, $V_{CC} = 3.3$ V ±10%)

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units		
V _{CC}	Supply Voltage		2.3		3.6			
xz (3)		$V_{\rm CC} = 2.3 V$ to 2.7V	1.7					
V _{IH} ⁽³⁾	Input HIGH Voltage	$V_{\rm CC} = 2.7 V$ to 3.6V	2.0					
V _{IL} (3)	Langet I OW Voltage	$V_{\rm CC} = 2.3 V$ to 2.7V			0.7			
VII (°)	Input LOW Voltage	$V_{\rm CC} = 2.7 V$ to 3.6V			0.8	-		
VIN ⁽³⁾	Input Voltage		0		V _{CC}			
V _{OUT} ⁽³⁾	Output Voltage		0		V _{CC}			
		$I_{OH} = -100 \mu A$, $V_{CC} = Min.$ to Max.	V _{CC} -0.2					
		$V_{IH} = 1.7V, I_{OH} = -6mA, V_{CC} = 2.3V$	2.0					
X 7	Output HIGH Voltage	$V_{IH} = 1.7V, I_{OH} = -12mA, V_{CC} = 2.3V$	1.7			V		
V _{OH}		$V_{IH} = 2.0V, I_{OH} = -12mA, V_{CC} = 2.7V$	2.2					
		$V_{IH} = 2.0V, I_{OH} = -12mA, V_{CC} = 3.0V$	2.4			-		
		$V_{IH} = 2.0V, I_{OH} = -24mA, V_{CC} = 3.0V$	2.0					
		$I_{OL} = 100 \mu A$, $V_{IL} = Min$. to Max.			0.2			
	Output	$V_{IL} = 0.7V$, $I_{OL} = 6mA$, $V_{CC} = 2.3V$			0.4			
V _{OL} LOW	LOW Voltage	$V_{IL} = 0.7V$, $I_{OL} = 12mA$, $V_{CC} = 2.3V$			0.7			
	voltage	$V_{IL} = 0.8V$, $I_{OL} = 12mA$, $V_{CC} = 2.7V$			0.4			
		$V_{IL} = 0.8V$, $I_{OL} = 24mA$, $V_{CC} = 3.0V$			0.55			
	Output	$V_{CC} = 2.3 V$			-12			
I _{OH} ⁽³⁾	HIGH Current	$V_{\rm CC} = 2.7 V$			-12			
	Current	$V_{CC} = 3.0 V$			-24			
(2)	Output	$V_{CC} = 2.3 V$			12	mA		
I _{OL} ⁽³⁾	LOW Current	$V_{\rm CC} = 2.7 \mathrm{V}$			12	1		
		$V_{CC} = 3.0V$			24	1		



Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units		
I _{IN}	Input Current	$V_{\rm IN} = V_{\rm CC}$ or GND, $V_{\rm CC} = 3.6V$			±5			
	$V_{\rm IN} = 0.7 V, V_{\rm CC} = 2.3 V$	45						
		$V_{\rm IN} = 1.7 V, V_{\rm CC} = 2.3 V$	-45					
I _{IN} (HOLD) Inp	Input Hold Current	$V_{\rm IN} = 0.8 V, V_{\rm CC} = 3.0 V$	75			-		
		$V_{\rm IN} = 2.0V, V_{\rm CC} = 3.0V$	-75					
		$V_{\rm IN} = 0$ to 3.6V, $V_{\rm CC} = 3.6V$			±500	μA		
I _{OZ}	Output Current (3-State Outputs)	$V_{OUT} = V_{CC}$ or GND, $V_{CC} = 3.6V$			±10			
I _{CC}	Supply Current	$V_{CC} = 3.6V, I_{OUT} = 0\mu A,$ $V_{IN} = GND \text{ or } V_{CC}$			40			
ΔI _{CC}	Supply Current per Input @ TTL HIGH	$V_{CC} = 3.0V$ to $3.6V$ One Input at $V_{CC} - 0.6V$ Other Inputs at V_{CC} or GND			750			
CI	Control Inputs	$V_{IN} = V_{CC}$ or GND, $V_{CC} = 3.3V$		3.5		nE		
C _{IO}	A or B Ports	$V_{\rm O} = V_{\rm CC}$ or GND, $V_{\rm CC} = 3.3 V$		8.5		pF		

DC Electrical Characteristics-Continued (Over the Operating Range, T_A=-40°C to +85°C, V_{CC}=3.3V±10%)

Notes:

1. For Max or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.

- 2. Typical values are at V_{CC} = 3.3V, +25°C ambient and maximum loading.
- 3. Unused Control Inputs must be held HIGH or LOW to prevent them from floating.

Timing Requirements over Operating Range

Parameters	Description		Conditions	$V_{\rm CC} = 2.5 \mathrm{V} \pm 0.2 \mathrm{V}$		$V_{\rm CC} = 2.7 V$		$V_{\rm CC} = 3.3 \rm V \pm 0.3 \rm V$		Units
				Min.	Max.	Min.	Max.	M in.	Max.	
f CLOCK	Clos	k Frequency		0	150	0	150	0	150	MHz
t _W	Pulse Duration	CLKAB or CLKBA HIGH or LOW						2.5		
t _{SU}	Setup Time	A before CLKAB↑ or B before CLKBA↑	$C_{L} = 50 \text{pF}$ $R_{L} = 500 \Omega$					0.9		ns
t _H	Hold Time	A after CLKAB↑ or B after CLKBA↑						0.9		

Note:

1. Unused control inputs must be held HIGH or LOW to prevent them from floating.



Switching Characteristics over Operating Range⁽¹⁾

Parameters	From (INPUT)	To (OUTPUT)	Conditions	V _{CC} =	= 2.7V	$V_{\rm CC} = 3.3$	Units	
rarameters				Min.	Max.	Min. ⁽²⁾	Max.	Units
f _{MAX}				150		150		MHz
	A or B	B or A			5.7	1.4	5.2	
t _{PD}	CLKAB or CLKBA	A or B	C _L = 50pF		7.3	2.4	6.6	
	SAB or SBA	B to A	$R_L = 500\Omega$		7.4	1.9	6.7	ns
t _{EN}	\overline{OE} or OE	A or B			5.0	1.6	4.5	
t _{DIS}	\overline{OE} or OE	A or B			5.3	1.2	4.8	
	Description							
$\Delta t/\Delta v^{(3)}$	Input transition Rise	e or Fall		0	10	0	10	ns/V

Notes:

1. See test circuit and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.

Operating Characteristics, $T_A = 25^{\circ}C$

Parameter		Test Conditions	$V_{CC} = 2.5V \pm 0.2V$ $V_{CC} = 3.3V \pm 0.3V$		Units
		Test Conditions	Тур	Units	
C _{PD} Power Dissipation	Outputs Enabled	$C_L = 50 pF$			pF
Capacitance	Outputs Disabled	f = 10 MHz			pr