

PowerFLAT[™] 5x6 VHV

Figure 1: Internal schematic diagram

8

7 6 5

2

1

3 4

Top View

D(5, 6, 7, 8)

S(1, 2, 3)

STL5N80K5

N-channel 800 V, 1.50 Ω typ., 3 A MDmesh™ K5 Power MOSFET in a PowerFLAT™ 5x6 VHV package

Datasheet - production data



Order code	V _{DS} R _{DS(on)} max.		ID
STL5N80K5	800 V	1.75 Ω	3 A

- Industry's lowest RDS(on) x area
- Industry's best FoM (figure of merit) •
- Ultra-low gate charge •
- 100% avalanche tested
- Zener-protected

Applications

Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh[™] K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

AM15540v1 Table 1: Device summarv

Order code	Marking	Package	Packing		
STL5N80K5	5N80K5	PowerFLAT™ 5x6 VHV	Tape and reel		

G(4)

DocID028514 Rev 3

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 VHV mechanical data	10
	4.2	PowerFLAT™ 5x6 packing information	13
5	Revisio	n history	15



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	± 30	V
ID	Drain current (continuous) at $T_c = 25 \ ^{\circ}C$	3	А
ID	Drain current (continuous) at Tc = 100 °C	1.8	А
ID ⁽¹⁾	Drain current (pulsed)	12	А
Ртот	Total dissipation at $T_C = 25 \text{ °C}$	38	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	4.5	
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature range	55 to 150	°C
T _{stg}	Storage temperature range	- 55 to 150	C

Notes:

 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Pulse}}$ width limited by safe operating area.

 $^{(2)}I_{SD} \leq 4$ A, di/dt =100 A/µs; V_Ds peak < V(_BR)_DSS, V_DD =640 V. $^{(3)}V_{DS} \leq 640$ V.

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj} -case	Thermal resistance junction-case	3.3	°C/W
Rthj-pcb ⁽¹⁾	Thermal resistance junction-pcb	59	°C/W

Notes:

 $^{(1)}\!When$ mounted on FR-4 board of 1 inch², 2 oz Cu

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
lar	Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax})	1.2	А
E _{AS}	Single pulse avalanche energy (starting Tj = 25 °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	165	mJ



2 **Electrical characteristics**

 $T_C = 25$ °C unless otherwise specified

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 1 mA	800			V
		$V_{GS} = 0 V, V_{DS} = 800 V$			1	μΑ
220	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 800 V$ $T_{C} = 125 \ ^{\circ}C^{(1)}$			50	μA
lgss	Gate body leakage current	$V_{DS} = 0 V, V_{GS} = \pm 20 V$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DD} = V_{GS}$, $I_D = 100 \ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 2 \text{ A}$		1.50	1.75	Ω

Onlaff stat

Notes:

⁽¹⁾Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	177	-	pF
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V	-	15	-	pF
Crss	Reverse transfer capacitance	V 66 = 0 V	-	0.3	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related		-	33	-	pF
Co(er) ⁽²⁾	Equivalent capacitance energy related	$V_{GS} = 0 V, V_{DS} = 0 to 640 V$	-	12	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz , I _D =0 A	-	16	-	Ω
Qg	Total gate charge	V _{DD} = 640 V, I _D = 4 A	-	5	-	nC
Qgs	Gate-source charge	V _{GS} = 0 to 10 V	-	1.7	-	nC
Q_{gd}	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	2.9	-	nC

Table 6: Dynamic

Notes:

 ${}^{(1)}C_{o(tr)}$ is a constant capacitance value that gives the same charging time as Coss while V_{DS} is rising from 0 to 80% VDSS.

 ${}^{(2)}C_{o(er)}$ is a constant capacitance value that gives the same stored energy as Coss while V_{DS} is rising from 0 to 80% VDSS.



Electrical characteristics

	Table 7: Switching times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
t _{d(on)}	Turn-on delay time	$V_{DD}\text{=}$ 400 V, I_D = 2 A, R_G = 4.7 Ω	-	12.7	-	ns		
tr	Rise time	V _{GS} = 10 V	-	11.7	-	ns		
t _{d(off)}	Turn-off delay time	(see Figure 14: "Test circuit for resistive load switching times"	-	23	-	ns		
tr	Fall time	resistive load switching times" and Figure 19: "Switching time waveform")	-	14.8	-	ns		

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		3	А
Isdm ⁽¹⁾	Source-drain current (pulsed)		-		12	А
V _{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 3 \text{ A}, \text{ V}_{GS} = 0 \text{ V}$	-		1.5	V
trr	Reverse recovery time	I _{SD} = 4 A, di/dt = 100 A/µs,	-	265		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 V$ (see Figure 16: "Test circuit for	-	1.59		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	12		А
trr	Reverse recovery time	I _{SD} = 4 A, di/dt = 100 A/µs,	-	386		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see <i>Figure 16: "Test circuit for</i>	-	2.18		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	11.3		А

Notes:

 $^{(1)}\mbox{Pulse}$ width limited by safe operating area

 $^{(2)}\text{Pulsed:}$ pulse duration = 300 µs, duty cycle 1.5%

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _(BR) GSO	Gate-source breakdown voltage	$I_{GS}= \pm 1 \text{ mA}, I_{D}= 0 \text{ A}$	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.











57







3 Test circuits









4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.







STL5N80K5

5			Package information
Tal	ble 10: PowerFLAT™ 5x6 \	/HV package mechan	ical data
Dim		mm	
Dim.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
D	5.00	5.20	5.40
E	5.95	6.15	6.35
D2	4.30	4.40	4.50
E2	2.40	2.50	2.60
е		1.27	
L	0.50	0.55	0.60
К	2.60	2.70	2.80



Package information

STL5N80K5





4.2

PowerFLAT™ 5x6 packing information









Package information

STL5N80K5





5 Revision history

Table 11: Document revision history

Date	Revision	Changes
12-Nov-2015	1	First release.
16-May-2016	2	Modified: features in cover page Modified: Table 2: "Absolute maximum ratings", Table 3: "Thermal data", Table 4: "Avalanche characteristics", Table 5: "On/off-state", Table 6: "Dynamic", Table 7: "Switching times" and Table 8: "Source- drain diode" Added: Section 3.1: "Electrical characteristics (curves)" Minor text changes
24-Apr-2017	3	Updated silhouette on cover page. Updated Section 4.1: "PowerFLAT™ 5x6 VHV mechanical data". Minor text changes.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

