

OPTIREG™ Linear TLE4262


5 V low drop voltage regulator



RoHS

Features

- Output voltage tolerance $\leq \pm 2\%$
- 200 mA output current capability
- Low-drop voltage
- Very low standby current consumption
- Overtemperature protection
- Reverse polarity protection
- Short-circuit proof
- Adjustable reset threshold
- Wide temperature range
- Suitable for use in automotive electronics
- Green Product (RoHS compliant)



Potential applications

General automotive applications.

Product validation

Qualified for automotive applications. Product validation according to AEC-Q100/101.

Description

The OPTIREG™ Linear TLE4262 is a 5 V low drop voltage regulator in a PG-DSO-14 SMD package. The maximum input voltage is 45 V. The maximum output current is more than 200 mA. The IC is short-circuit proof and includes a temperature protection which turns off the IC at overtemperature.

The IC regulates an input voltage V_I in the range of $6 \text{ V} < V_I < 45 \text{ V}$ to $V_{Q,\text{nom}} = 5.0 \text{ V}$. A reset signal is generated for an output voltage of $V_{Q,r} < 4.5 \text{ V}$. This voltage threshold can be decreased to 3.5 V by external connection of a voltage divider. The reset delay can be set externally with a capacitor. The IC can be switched off via the inhibit input, which reduces the current consumption from 900 μA to typical 0 μA .

Type	Package	Marking
TLE4262GM	PG-DSO-14	TLE4262GM

Table of contents

Features	1
Potential applications	1
Product validation	1
Description	1
Table of contents	2
1 Block diagram	3
2 Pin configuration	4
3 General product characteristics	5
3.1 Absolute maximum ratings	5
3.2 Functional range	5
3.3 Thermal resistance	6
4 Functional description	7
4.1 Choosing external components	7
4.2 Electrical characteristics	7
4.3 Typical performance characteristics	9
5 Application information	12
5.1 Reset timing	13
6 Package information	14
7 Revision history	15

Block diagram

1 Block diagram




Figure 1 Block diagram

Pin configuration

2 Pin configuration




Figure 2 Pin configuration (top view)

Table 1 Pin definitions and functions

Pin PG-DSO-14	Symbol	Function
1	RO	Reset output; open-collector output internally connected to the output via a resistor of 30 kΩ.
2, 8	N.C.	Not connected
3 - 5, 10 - 12	GND	Ground
6	D	Reset delay; connect capacitor to GND for setting delay time
7	RADJ	Reset threshold; for setting the switching threshold connect by a voltage divider from output to ground. If this input is connected to GND, reset is triggered at an output voltage of 4.5 V.
9	Q	5 V output voltage; block to ground by capacitor with $C \geq 22 \mu\text{F}$, $\text{ESR} \leq 3 \Omega$ at 10 kHz.
13	I	Input voltage; block to ground directly at the IC by a ceramic capacitor.
14	INH	Inhibit; TTL-compatible, low-active input

General product characteristics

3 General product characteristics

3.1 Absolute maximum ratings

Table 2 Absolute maximum ratings¹⁾

$T_j = -40^\circ\text{C}$ to $+125^\circ\text{C}$; all voltages with respect to ground (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Input I							
Input voltage	V_I	-42	-	45	V	-	P_3.1.1
Input current	I_I	-	-	-	-	Internally limited	
Reset output RO							
Input voltage	V_{RO}	-0.3	-	42	V	-	P_3.1.2
Input current	I_{RO}	-	-	-	-	Internally limited	
Reset threshold RADJ							
Voltage	V_{RADJ}	-0.3	-	6	V	-	P_3.1.3
Reset delay D							
Voltage	V_D	-0.3	-	42	V	-	P_3.1.4
Current	I_D	-	-	-	-	Internally limited	
Output Q							
Voltage	V_Q	5.25	-	V_I	V	-	P_3.1.5
Current	I_Q	-	-	-	-	Internally limited	
Inhibit INH							
Input voltage	V_{INH}	-42	-	45	V	-	P_3.1.6
Input current	I_{INH}	-	-	-	-	Internally limited	
Ground GND							
Current	I_{GND}	-0.5	-	-	A	-	P_3.1.8
Temperature							
Junction temperature	T_j	-	-	150	°C	-	P_3.1.9
Storage temperature	T_{stg}	-50	-	150	°C	-	

1) Not subject to production test, specified by design.

Note: The reset output is low within the range $1V \leq V_Q \leq V_{Q,rt}$.

3.2 Functional range

Table 3 Functional range

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Input voltage	V_I	5.2	-	45	V	1)	P_3.2.1
Junction temperature	T_j	-40	-	150	°C	-	P_3.2.2

General product characteristics

1) Corresponds with characteristics of drop voltage, output current and power description (see diagrams).

3.3 Thermal resistance

Table 4 Thermal resistance

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Typ.	Max.		
Junction to ambient	R_{thJA}	–	–	112	K/W	¹⁾
Junction to case	R_{thJP}	–	–	32	K/W	²⁾

1) Package mounted on PCB 80 × 80 × 1.5 mm³; 35 µm Cu; 5 µm Sn; footprint only; zero airflow

2) Measured to pin 4.

Functional description

4 Functional description

The control amplifier compares a reference voltage, which is kept highly accurate by resistance adjustment, to a voltage that is proportional to the output voltage and drives the base of the series transistor via a buffer. Saturation control as a function of the load current prevents any over-saturation of the power element. If the externally scaled down output voltage at the reset threshold input drops below 1.35 V, the external reset delay capacitor is discharged by the reset generator. If the voltage on the capacitor reaches the lower threshold V_{DRL} , a reset signal is issued on the reset output and not cancelled again until the upper threshold V_{DU} is exceeded. If the reset threshold input is connected to GND, reset is triggered at an output voltage of 4.5 V. The IC can be switched at the TTL-compatible, low-active inhibit input. It also includes a number of internal circuits for protection against:

- Overload
- Overtemperature
- Reverse polarity

4.1 Choosing external components

The input capacitor C_I is necessary for compensation of line influences. Using a resistor of approx. $1\ \Omega$ in series with C_I , the oscillating circuit consisting of input inductivity and input capacitance can be damped. The output capacitor is necessary for the stability of the regulating circuit. Stability is ensured at values $C_Q \geq 22\ \mu\text{F}$ and an ESR of $\leq 3\ \Omega$ within the operating temperature range. For small tolerances of the reset delay the spread of the capacitance of the delay capacitor and its temperature coefficient should be noted.

4.2 Electrical characteristics

Table 5 Electrical characteristics

$V_I = 13.5\ \text{V}$; $V_{INH} > 3.5\ \text{V}$ $T_j = -40^\circ\text{C}$ to $+125^\circ\text{C}$; (unless specified otherwise)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Normal Operation							
Output voltage	V_Q	4.90	5.00	5.10	V	$5\ \text{mA} \leq I_Q \leq 150\ \text{mA}$; $6\ \text{V} \leq V_I \leq 28\ \text{V}$	P_4.2.1
Output voltage	V_Q	4.90	5.00	5.10	V	$6\ \text{V} \leq V_I \leq 32\ \text{V}$; $I_Q = 100\ \text{mA}$; $T_j = 100^\circ\text{C}$	P_4.2.2
Output current limitation	$I_{Q,max}$	200	250	-	mA	-	P_4.2.3
Current consumption; $I_q = I_I - I_Q$	I_q	-	0	50	μA	$V_{INH} = 0$	P_4.2.4
Current consumption; $I_q = I_I - I_Q$	I_q	-	0.90	1.30	mA	$I_Q = 0\ \text{mA}$	P_4.2.5
Current consumption; $I_q = I_I - I_Q$	I_q	-	10	18	mA	$I_Q = 150\ \text{mA}$	P_4.2.6
Current consumption; $I_q = I_I - I_Q$	I_q	-	15	23	mA	$I_Q = 150\ \text{mA}; V_I = 4.5\ \text{V}$	P_4.2.7
Dropout voltage	V_{dr}	-	0.35	0.50	V	$I_Q = 150\ \text{mA}$ ¹⁾	P_4.2.8
Load regulation	$\Delta V_{Q,lo}$	-	-	25	mV	$I_Q = 5\ \text{mA}$ to $150\ \text{mA}$	P_4.2.9

Functional description

Table 5 Electrical characteristics (cont'd)

$V_i = 13.5 \text{ V}$; $V_{\text{INH}} > 3.5 \text{ V}$ $T_j = -40^\circ\text{C}$ to $+125^\circ\text{C}$; (unless specified otherwise)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Line regulation	$\Delta V_{Q,\text{li}}$	–	3	25	mV	$V_i = 6 \text{ V}$ to 28 V ; $I_Q = 150 \text{ mA}$	P_4.2.10
Power supply ripple rejection	$PSRR$	–	54	–	dB	$f_r = 100 \text{ Hz}$; $V_r = 0.5 \text{ Vpp}$	P_4.2.11

Reset Generator

Switching threshold	$V_{Q,\text{rt}}$	4.5	4.65	4.8	V	$V_{\text{RADJ}} = 0 \text{ V}$	P_4.2.12
Reset adjust threshold	$V_{\text{RADJ,th}}$	1.26	1.35	1.44	V	$V_Q > 3.5 \text{ V}$	P_4.2.13
Reset low voltage	$V_{\text{RO,I}}$	–	0.10	0.40	V	$I_{\text{RO}} = 1 \text{ mA}$	P_4.2.14
Saturation voltage	$V_{\text{D,sat}}$	–	50	100	mV	$V_Q < V_{\text{R,th}}$	P_4.2.15
Upper timing threshold	V_{DU}	1.4	1.8	2.20	V	–	P_4.2.16
Lower reset timing threshold	V_{DRL}	0.20	0.35	0.55	V	–	P_4.2.17
Charge current	$I_{\text{D,ch}}$	6	10	15	μA	–	P_4.2.18
Reset delay time	t_{rd}	–	17	–	ms	$C_D = 100 \text{ nF}$	P_4.2.19
Reset reaction time	t_{rr}	–	1.2	–	μs	$C_D = 100 \text{ nF}$	P_4.2.20

Inhibit

Switching voltage	$V_{\text{INH,ON}}$	3.6	–	–	V	IC turned on	P_4.2.29
Turn-OFF voltage	$V_{\text{INH,OFF}}$	–	–	0.8	V	IC turned off	P_4.2.30
Input current	I_{INH}	5	10	25	μA	$V_{\text{INH}} = 5 \text{ V}$	P_4.2.31


1) Drop voltage = $V_i \geq 4.5 \text{ V}$ drop voltage = $V_i - V_Q$ (below regulating voltage range).

Note: The reset output is “low” within the range $V_Q = 1 \text{ V}$ to $V_{Q,\text{rt}}$.


Functional description

4.3 Typical performance characteristics


**Drop voltage V_{DR} versus
output current I_Q**




**Current consumption I_q versus
output current I_Q**



**Current consumption I_q versus
input voltage V_I**




**Output voltage V_Q versus
input voltage V_I**




Functional description


Output current I_Q versus input voltage V_I




Timing threshold voltage V_{DU} and V_{DRL} versus junction temperature



Reset switching threshold V_{RADJ} versus junction temperature T_j




Current consumption of inhibit I_{INH} versus junction temperature T_j




Functional description

Charge current and discharge current $I_{D,ch}$; $I_{D,dis}$ versus junction temperature T_j



Output voltage V_Q versus junction temperature T_j



Application information

5 Application information




Figure 3 Application circuit




Figure 4 Test circuit

Application information




Figure 5 Time response

5.1 Reset timing

The power-on reset delay time is defined by the charging time of an external capacitor C_D which can be calculated as follows:

$$C_D = (\Delta t_{rd} \times I_{D,c}) / \Delta V \quad (5.1)$$

Definitions:

- C_D = delay capacitor
- Δt_{rd} = delay time
- $I_{D,c}$ = charge current, typical 10 μA
- $\Delta V = V_{DU}$, typical 1.8 V
- V_{DU} = upper delay switching threshold at C_D for reset delay time

Package information

6 Package information




Figure 6 PG-DSO-14 (Plastic Dual Small Outline)¹⁾

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Further information on packages

<https://www.infineon.com/packages>

1) Dimension in mm

Revision history

7 Revision history

Revision	Date	Changes
3.1	2019-03-27	Updated layout and structure Package PG-DSO-20 deleted Updated package drawing “PG-DSO-14” Editorial changes

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2019-03-27

Published by

**Infineon Technologies AG
81726 Munich, Germany**

**© 2019 Infineon Technologies AG.
All Rights Reserved.**

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

**Document reference
Z8F52231382**

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.