

International  
**IR** Rectifier

## SMPS MOSFET

PD - 93890

IRFB59N10D

IRFS59N10D

IRFSL59N10D

HEXFET® Power MOSFET


### Applications

- High frequency DC-DC converters

<b>V<sub>DSS</sub></b>	<b>R<sub>DS(on)</sub> max</b>	<b>I<sub>D</sub></b>
100V	0.025Ω	59A

### Benefits

- Low Gate-to-Drain Charge to Reduce Switching Losses
- Fully Characterized Capacitance Including Effective C<sub>OSS</sub> to Simplify Design, (See App. Note AN1001)
- Fully Characterized Avalanche Voltage and Current



### Absolute Maximum Ratings

	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	59	A
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	42	
I <sub>DM</sub>	Pulsed Drain Current ①	236	
P <sub>D</sub> @ T <sub>A</sub> = 25°C	Power Dissipation ②	3.8	W
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Power Dissipation	200	
	Linear Derating Factor	1.3	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	± 30	V
dv/dt	Peak Diode Recovery dv/dt ③	3.3	V/ns
T <sub>J</sub>	Operating Junction and	-55 to + 175	°C
T <sub>STG</sub>	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )	
	Mounting torque, 6-32 or M3 screw④	10 lbf•in (1.1N•m)	

### Typical SMPS Topologies

- Half-bridge and Full-bridge DC-DC Converters
- Full-bridge Inverters

Notes ① through ④ are on page 11

[www.irf.com](http://www.irf.com)

1

4/17/00

# IRFB/IRFS/IRFSL59N10D

International  
Rectifier

Static @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	100	—	—	V	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.11	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.025	$\Omega$	$V_{\text{GS}} = 10\text{V}, I_D = 35.4\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	3.0	—	5.5	V	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	25	$\mu\text{A}$	$V_{\text{DS}} = 100\text{V}, V_{\text{GS}} = 0\text{V}$
		—	—	250		$V_{\text{DS}} = 80\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 150^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 30\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -30\text{V}$

Dynamic @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$g_{\text{fs}}$	Forward Transconductance	18	—	—	S	$V_{\text{DS}} = 50\text{V}, I_D = 35.4\text{A}$
$Q_g$	Total Gate Charge	—	76	114	nC	$I_D = 35.4\text{A}$
$Q_{\text{gs}}$	Gate-to-Source Charge	—	24	36	nC	$V_{\text{DS}} = 80\text{V}$
$Q_{\text{gd}}$	Gate-to-Drain ("Miller") Charge	—	36	54	nC	$V_{\text{GS}} = 10\text{V},$ ④
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	16	—	ns	$V_{\text{DD}} = 50\text{V}$
$t_r$	Rise Time	—	90	—		$I_D = 35.4\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	20	—		$R_G = 2.5\Omega$
$t_f$	Fall Time	—	12	—		$V_{\text{GS}} = 10\text{V}$ ④
$C_{\text{iss}}$	Input Capacitance	—	2450	—	pF	$V_{\text{GS}} = 0\text{V}$
$C_{\text{oss}}$	Output Capacitance	—	740	—		$V_{\text{DS}} = 25\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	190	—		$f = 1.0\text{MHz}$ ⑥
$C_{\text{oss}}$	Output Capacitance	—	3370	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 1.0\text{V}, f = 1.0\text{MHz}$
$C_{\text{oss}}$	Output Capacitance	—	390	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 80\text{V}, f = 1.0\text{MHz}$
$C_{\text{oss eff.}}$	Effective Output Capacitance	—	690	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 0\text{V to } 80\text{V}$ ⑤


## Avalanche Characteristics

	Parameter		Typ.	Max.	Units
$E_{\text{AS}}$	Single Pulse Avalanche Energy ②		—	510	mJ
$I_{\text{AR}}$	Avalanche Current ①		—	35.4	A
$E_{\text{AR}}$	Repetitive Avalanche Energy ①		—	20	mJ


## Thermal Resistance

	Parameter		Typ.	Max.	Units
$R_{\theta\text{JC}}$	Junction-to-Case	—	0.75	$^\circ\text{C/W}$	
$R_{\theta\text{CS}}$	Case-to-Sink, Flat, Greased Surface ⑥	0.50	—		
$R_{\theta\text{JA}}$	Junction-to-Ambient ⑥	—	62		
$R_{\theta\text{JA}}$	Junction-to-Ambient ⑦	—	40		


## Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_s$	Continuous Source Current (Body Diode)	—	—	59	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{\text{SM}}$	Pulsed Source Current (Body Diode) ①	—	—	236		
$V_{\text{SD}}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 35.4\text{A}, V_{\text{GS}} = 0\text{V}$ ④
$t_{\text{rr}}$	Reverse Recovery Time	—	130	200	ns	$T_J = 25^\circ\text{C}, I_F = 35.4\text{A}$
$Q_{\text{rr}}$	Reverse Recovery Charge	—	0.75	1.1	$\mu\text{C}$	$dI/dt = 100\text{A}/\mu\text{s}$ ④
$t_{\text{on}}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S+L_D$ )				


## IRFB/IRFS/IRFL59N10D




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature

# IRFB/IRFS/IRFSL59N10D


International  
**IR** Rectifier




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area


## IRFB/IRFS/IRFSL59N10D




**Fig 9.** Maximum Drain Current Vs.  
Case Temperature



**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case

# IRFB/IRFS/IRFSL59N10D


International  
**IR** Rectifier




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current



**Fig 12b.** Unclamped Inductive Waveforms





**Fig 13a.** Basic Gate Charge Waveform



**Fig 13b.** Gate Charge Test Circuit

## Peak Diode Recovery dv/dt Test Circuit



\*  $V_{GS} = 5V$  for Logic Level Devices


**Fig 14.** For N-Channel HEXFET® Power MOSFETs

# IRFB/IRFS/IRFSL59N10D

International  
**IR** Rectifier

## TO-220AB Package Outline

Dimensions are shown in millimeters (inches)




NOTES:

- 1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
- 2 CONTROLLING DIMENSION : INCH


- 3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220AB.
- 4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.

## TO-220AB Part Marking Information

EXAMPLE : THIS IS AN IRF1010  
WITH ASSEMBLY  
LOT CODE 9B1M



## D<sup>2</sup>Pak Package Outline




NOTES:

- 1 DIMENSIONS AFTER SOLDER DIP.
- 2 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
- 3 CONTROLLING DIMENSION : INCH.
- 4 HEATSINK & LEAD DIMENSIONS DO NOT INCLUDE BURRS.

LEAD ASSIGNMENTS

- 1 - GATE
- 2 - DRAIN
- 3 - SOURCE


## D<sup>2</sup>Pak Part Marking Information



# IRFB/IRFS/IRFSL59N10D


International  
**IR** Rectifier

## TO-262 Package Outline



## TO-262 Part Marking Information


EXAMPLE: THIS IS AN IRL3103L  
LOT CODE 1789  
ASSEMBLED ON WW 19, 1997  
IN THE ASSEMBLY LINE "C"



International  
**IR** Rectifier

## D<sup>2</sup>Pak Tape & Reel Information

**IRFB/IRFS/IRFSL59N10D**



NOTES:  
 1. COMFORMS TO EIA-418.  
 2. CONTROLLING DIMENSION: MILLIMETER.  
 3. DIMENSION MEASURED @ HUB.  
 4. INCLUDES FLANGE DISTORTION @ OUTER EDGE.

### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ④ Pulse width  $\leq 300\mu s$ ; duty cycle  $\leq 2\%$ .
- ② Starting  $T_J = 25^\circ C$ ,  $L = 0.8mH$   
 $R_G = 25\Omega$ ,  $I_{AS} = 35.4A$ .
- ⑤  $C_{oss}$  eff. is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$
- ③  $I_{SD} \leq 35.4A$ ,  $di/dt \leq 350A/\mu s$ ,  $V_{DD} \leq V_{(BR)DSS}$ ,  
 $T_J \leq 175^\circ C$
- ⑥ This is only applied to TO-220AB package
- ⑦ This is applied to D<sup>2</sup>Pak, when mounted on 1" square PCB ( FR-4 or G-10 Material ).  
 For recommended footprint and soldering techniques refer to application note #AN-994.

International  
**IR** Rectifier

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
**IR EUROPEAN REGIONAL CENTRE:** 439/445 Godstone Rd, Whyteleafe, Surrey CR3 OBL, UK Tel: ++ 44 (0)20 8645 8000  
**IR CANADA:** 15 Lincoln Court, Brampton, Ontario L6T3Z2, Tel: (905) 453 2200  
**IR GERMANY:** Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 (0) 6172 96590  
**IR ITALY:** Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 011 451 0111  
**IR JAPAN:** K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo 171 Tel: 81 (0)3 3983 0086  
**IR SOUTHEAST ASIA:** 1 Kim Seng Promenade, Great World City West Tower, 13-11, Singapore 237994 Tel: ++ 65 (0)838 4630  
**IR TAIWAN:** 16 Fl. Suite D. 207, Sec. 2, Tun Haw South Road, Taipei, 10673 Tel: 886-(0)2 2377 9936  
*Data and specifications subject to change without notice. 4/00*

Note: For the most current drawings please refer to the IR website at:  
<http://www.irf.com/package/>