


EPC2010 – Enhancement Mode Power Transistor

V_{DSS}, 200 V**R_{DS(ON)}, 25 mΩ****I_D, 12 A**

NEW PRODUCT




RoHS

Halogen-Free

Gallium Nitride is grown on Silicon Wafers and processed using standard CMOS equipment leveraging the infrastructure that has been developed over the last 55 years. GaN's exceptionally high electron mobility and low temperature coefficient allows very low R_{DS(ON)}, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR}. The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Maximum Ratings			
V _{DS}	Drain-to-Source Voltage	200	V
I _D	Continuous ($T_A = 25^\circ\text{C}$, $\theta_{JA} = 17^\circ\text{C}/\text{W}$)	12	A
	Pulsed (25°C , Tpulse = 300 μs)	60	
V _{GS}	Gate-to-Source Voltage	6	V
	Gate-to-Source Voltage	-5	
T _J	Operating Temperature	-40 to 125	°C
T _{STG}	Storage Temperature	-40 to 150	



EPC2010 eGaN® FETs are supplied only in passivated die form with solder bars

Applications

- High Speed DC-DC conversion
- Class D Audio
- Hard Switched and High Frequency Circuits

Benefits

- Ultra High Efficiency
- Ultra Low R_{DS(on)}
- Ultra low Q_G
- Ultra small footprint

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static Characteristics (T_J = 25°C unless otherwise stated)					
BV _{DSS}	Drain-to-Source Voltage	V _{GS} = 0 V, I _D = 200 μA	200		V
I _{DSS}	Drain Source Leakage	V _{DS} = 160 V, V _{GS} = 0 V		50	150
I _{GSS}	Gate-Source Forward Leakage	V _{GS} = 5 V		1	3
	Gate-Source Reverse Leakage	V _{GS} = -5 V		0.2	1
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 3 mA	0.7	1.4	2.5
R _{DS(ON)}	Drain-Source On Resistance	V _{GS} = 5 V, I _D = 6 A		18	25
Source-Drain Characteristics (T_J = 25°C unless otherwise stated)					
V _{SD}	Source-Drain Forward Voltage	I _S = 0.5 A, V _{GS} = 0 V, T = 25°C		1.8	V
		I _S = 0.5 A, V _{GS} = 0 V, T = 125°C		1.8	

Thermal Characteristics

		TYP	
R _{θJC}	Thermal Resistance, Junction to Case	2.4	°C/W
R _{θJB}	Thermal Resistance, Junction to Board	16	°C/W
R _{θJA}	Thermal Resistance, Junction to Ambient (Note 1)	56	°C/W

Note 1: R_{θJA} is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board.
See http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Dynamic Characteristics ($T_J = 25^\circ\text{C}$ unless otherwise stated)					
C_{ISS}	$V_{DS} = 100\text{ V}, V_{GS} = 0\text{ V}$		480	540	pF
C_{OSS}			270	350	
C_{RSS}			9.2	12	
Q_G	$V_{DS} = 100\text{ V}, I_D = 12\text{ A}$		5	7.5	nC
Q_{GD}			1.7	2.6	
Q_{GS}			1.3	2	
Q_{OSS}	$V_{DS} = 100\text{ V}, V_{GS} = 0\text{ V}$		40	50	
Q_{RR}	Source-Drain Recovery Charge		0		

All measurements were done with substrate shorted to source.

Figure 1: Typical Output Characteristics




Figure 2: Transfer Characteristics




Figure 3: $R_{DS(ON)}$ vs V_G for Various Current




Figure 4: $R_{DS(ON)}$ vs V_G for Various Temperature










Figure 5: Capacitance**Figure 6: Gate Charge****Figure 7: Reverse Drain-Source Characteristics****Figure 8: Normalized On Resistance vs Temperature****Figure 9: Normalized Threshold Voltage vs Temperature****Figure 10: Gate Current**

All measurements were done with substrate shortened to source.

Figure 11: Transient Thermal Response Curves







Figure 12: Safe Operating Area



TAPE AND REEL CONFIGURATION

4mm pitch, 12mm wide tape on 7" reel




Die is placed into pocket
solder bar side down
(face side down)

EPC2010 (note 1)			
Dimension (mm)	target	min	max
a	12.0	11.9	12.3
b	1.75	1.65	1.85
c (note 2)	5.50	5.45	5.55
d	4.00	3.90	4.10
e	4.00	3.90	4.10
f (note 2)	2.00	1.95	2.05
g	1.5	1.5	1.6

Note 1: MSL1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.
Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.


DIE MARKINGS



Part Number	Laser Markings		
	Part # Marking Line 1	Lot_Date Code Marking line 2	Lot_Date Code Marking Line 3
EPC2010	2010	YYYY	ZZZZ


DIE OUTLINE

Solder Bar View




DIM	MICROMETERS		
	MIN	Nominal	MAX
A	3524	3554	3584
B	1602	1632	1662
C	1379	1382	1385
D	577	580	583
E	262	277	292
F	245	250	255
G	600	600	600

Side View



**RECOMMENDED
LAND PATTERN
(units in μm)**

The land pattern is solder mask defined.



Pad no. 1 is Gate;
Pads no. 3, 5, 7 are Drain;
Pads no. 4, 6 are Source;
Pad no. 2 is Substrate

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.

U.S. Patent 8,350,294

Information subject to
change without notice.
Revised February, 2013