

LT4276

LTPOE++/POE+/POE PD Forward/Flyback Controller

## **FEATURES**

- IEEE802.3af/at and LTPoE++<sup>™</sup> 90W Powered Device (PD) with Forward/Flyback Controller
- LT4276A Supports All of the Following Standards:
  - LTPoE++ 38.7W, 52.7W, 70W and 90W
  - IEEE 802.3at 25.5W Compliant
  - IEEE 802.3af up to 13W Compliant
- LT4276B is IEEE 802.3at/af Compliant
- LT4276C is IEEE 802.3af Compliant
- Superior Surge Protection (100V Absolute Maximum)
- Wide Junction Temperature Range (–40°C to 125°C)
- Auxiliary Power Support as Low as 9V
- No Opto-Isolator Required for Flyback Operation
- External Hot Swap<sup>™</sup> N-Channel MOSFET for Lowest Power Dissipation and Highest System Efficiency
- >94% End-to-End Efficiency with LT4321 Ideal Bridge
- Available in a 28-Lead 4mm × 5mm QFN Package

# **APPLICATIONS**

- High Power Wireless Data Systems
- **Outdoor Security Camera Equipment**
- Commercial and Public Information Displays
- **High Temperature Applications**

# DESCRIPTION

The LT<sup>®</sup>4276 is a pin-for-pin compatible family of IEEE 802.3 and LTPoE++ Powered Device (PD) controllers. It includes an isolated switching regulator controller capable of synchronous operation in both forward and flyback topologies with auxiliary power support.

The LT4276A employs the LTPoE++ classification scheme, receiving 38.7W, 52.7W, 70W or 90W of power at the PD RJ45 connector, and is backwards compatible with IEEE 802.3. The LT4276B is a fully 802.3at compliant. 25.5W Type 2 (PoE+) PD. The LT4276C is a fully 802.3af compliant, 13W Type 1 (PoE) PD.

The LT4276 supports both forward and flyback power supply topologies, configurable for a wide range of PoE applications. The flyback topology supports No-Opto feedback. Auxiliary input voltage can be accurately sensed with just a resistor divider connected to the AUX pin.

The LT4276 utilizes an external, low R<sub>DS(ON)</sub> N-channel MOSFET for the Hot Swap function, maximizing power delivery and efficiency, reducing heat dissipation, and easing the thermal design.

∠, LT, LTC, LTM, LTPoE++, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

# TYPICAL APPLICATION



# MAX DELIVERED



LT4276

# ABSOLUTE MAXIMUM RATINGS

# PIN CONFIGURATION



\*RCLASS++ is not connected in the LT4276B and LT4276C \*\*T2P is not connected in the LT4276C

# ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL     | PART MARKING* | MAX PD POWER | PACKAGE DESCRIPTION             | TEMPERATURE RANGE |
|------------------|-------------------|---------------|--------------|---------------------------------|-------------------|
| LT4276AIUFD#PBF  | LT4276AIUFD#TRPBF | 4276A         | 90W          | 28-Lead (4mm × 5mm) Plastic QFN | -40°C to 85°C     |
| LT4276AHUFD#PBF  | LT4276AHUFD#TRPBF | 4276A         | 90W          | 28-Lead (4mm × 5mm) Plastic QFN | -40°C to 125°C    |
| LT4276BIUFD#PBF  | LT4276BIUFD#TRPBF | 4276B         | 25.5W        | 28-Lead (4mm × 5mm) Plastic QFN | -40°C to 85°C     |
| LT4276BHUFD#PBF  | LT4276BHUFD#TRPBF | 4276B         | 25.5W        | 28-Lead (4mm × 5mm) Plastic QFN | -40°C to 125°C    |
| LT4276CIUFD#PBF  | LT4276CIUFD#TRPBF | 4276C         | 13W          | 28-Lead (4mm × 5mm) Plastic QFN | -40°C to 85°C     |
| LT4276CHUFD#PBF  | LT4276CHUFD#TRPBF | 4276C         | 13W          | 28-Lead (4mm × 5mm) Plastic QFN | -40°C to 125°C    |

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_J = 25^{\circ}$ C.  $V_{VPORT} = V_{HSSRC} = V_{VIN} = 40$ V,  $V_{VCC} = VCCREG$ , ROSC, PG, and SG Open,  $R_{FFSDLY} = 5.23$ k $\Omega$  to GND. AUX connected to GND unless otherwise specified. (Note 2)

| SYMBOL                 | PARAMETER  | CONDITIONS  |   | MIN  | ТҮР  | MAX  | UNITS |
|------------------------|--|---|---|------|------|------|-------|
|                        | VPORT, HSSRC, V <sub>IN</sub> Operating Voltage  | At VPORT Pin  |   |      |      | 60   | V     |
| V <sub>SIG</sub>       | VPORT Signature Range                            | At VPORT Pin  | ٠ | 1.5  |      | 10   | v     |
| V <sub>CLASS</sub>     | VPORT Classification Range                       | At VPORT Pin  | • | 12.5 |      | 21   | v     |
| V <sub>MARK</sub>      | VPORT Mark Range                                 | At VPORT Pin, After 1st Classification Event  | ٠ | 5.6  |      | 10   | v     |
|                        | VPORT AUX Range                                  | At VPORT Pin, V <sub>AUX</sub> ≥ 6.45V  | • | 8    |      | 60   | v     |
|                        | Signature/Class Hysteresis Window                |   | ٠ | 1.0  |      |      | V     |
|                        | Reset Threshold                                  |   | ٠ | 2.6  |      | 5.6  | V     |
| V <sub>HSON</sub>      | Hot Swap Turn-On Voltage                         |   | • |      | 35   | 37   | V     |
| V <sub>HSOFF</sub>     | Hot Swap Turn-Off Voltage                        |   | • | 30   | 31   |      | V     |
| -                      | Hot Swap On/Off Hysteresis Window                |   | ٠ | 3    |      |      | V     |
| Supply Cu              | rrent  |   |   |      |      |      |       |
|                        | VPORT, HSSRC & V <sub>IN</sub> Supply Current    | V <sub>VPORT</sub> = V <sub>HSSRC</sub> = V <sub>VIN</sub> = 60V                                | ٠ |      |      | 2    | mA    |
|                        | VPORT Supply Current During Classification       | V <sub>VPORT</sub> = 17.5V, RCLASS, RCLASS++ Open   | ٠ | 0.7  | 1.0  | 1.3  | mA    |
|                        | VPORT Supply Current During Mark Event           | V <sub>VPORT</sub> = V <sub>MARK</sub> after 1st Classification Event                           | ٠ | 0.4  |      | 2.2  | mA    |
| Signature              | and Classification                               | L   |   |      |      |      |       |
|                        | Signature Resistance                             | V <sub>SIG</sub> (Note 4)   | • | 23.6 | 24.4 | 25.5 | kΩ    |
|                        | Signature Resistance During Mark Event           | V <sub>MARK</sub> (Note 4)  | ٠ | 5.2  | 8.3  | 11.4 | kΩ    |
|                        | RCLASS/RCLASS++ Voltage                          | $-10\text{mA} \ge I_{\text{RCLASS}} \ge -36\text{mA}$   | ٠ | 1.36 | 1.40 | 1.43 | V     |
|                        | Classification Stability Time                    | $V_{VPORT}$ Step to 17.5V, $R_{CLS}$ = 35.7 $\Omega$  | ٠ |      |      | 2    | ms    |
| Digital Int            | erface   |   |   |      |      |      |       |
| V <sub>AUXT</sub>      | AUX Threshold                                    | V <sub>PORT</sub> = 17.5V, V <sub>IN</sub> = V <sub>HSSRC</sub> = 18.5V                         | ٠ | 6.05 | 6.25 | 6.45 | V     |
| I <sub>AUXH</sub>      | AUX Pin Current                                  | V <sub>AUX</sub> = 6.05V, V <sub>PORT</sub> = 17.5V, V <sub>IN</sub> = 9V, V <sub>CC</sub> = 0V | ٠ | 3.3  | 5.3  | 7.3  | μA    |
|                        | T2P Output High                                  | V <sub>VCC</sub> - V <sub>T2P</sub> , –1mA Load   | ٠ |      |      | 0.3  | V     |
|                        | T2P Leakage                                      | V <sub>T2P</sub> = 0V   | ٠ | -1   |      | 1    | μA    |
| Hot Swap               | Control  |   |   |      |      |      |       |
| I <sub>GPU</sub>       | HSGATE Pull Up Current                           | V <sub>HSGATE</sub> - V <sub>HSSRC</sub> = 5V (Note 5)  | ٠ | -27  | -22  | -18  | μA    |
|                        | HSGATE Voltage                                   | –10µA Load, with respect to HSSRC   | ٠ | 10   |      | 14   | V     |
|                        | HSGATE Pull Down Current                         | V <sub>HSGATE</sub> - V <sub>HSSRC</sub> = 5V   | ٠ | 400  |      |      | μA    |
| V <sub>CC</sub> Supply | y  |   |   |      |      |      |       |
| VCCREG                 | V <sub>CC</sub> Regulation Voltage               |   | ٠ | 7.2  | 7.6  | 8.0  | V     |
| Feedback               | Amplifier  |   |   |      |      |      |       |
| V <sub>FB</sub>        | FB31 Regulation Voltage                          |   |   | 3.11 | 3.17 | 3.23 | V     |
| -                      | FB31 Pin Bias Current                            | RLDCMP Open   |   |      | -0.1 |      | μA    |
| gm                     | Feedback Amplifier Average Trans-<br>Conductance | Time Average, -2µA < I <sub>ITHB</sub> < 2µA  | • | -52  | -40  | -26  | μA/V  |
| I <sub>SINK</sub>      | ITHB Average Sink Current                        | Time Average, V <sub>FB31</sub> = 0V  | • | 4.4  | 8.0  | 13.4 | μA    |
| Soft-Start             |  | •   |   |      |      |      |       |
| I <sub>SFST</sub>      | Charging Current                                 | V <sub>SFST</sub> = 0.5V, 3.0V  |   | -49  | -42  | -36  | μA    |



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>J</sub> = 25°C. V<sub>VPORT</sub> = V<sub>HSSRC</sub> = V<sub>VIN</sub> = 40V, V<sub>VCC</sub> = VCCREG, ROSC, PG, and SG Open,  $R_{FFSDLY} = 5.23k\Omega$  to GND. AUX connected to GND unless otherwise specified. (Note 2)

| SYMBOL                                     | PARAMETER   | CONDITIONS   |   | MIN                  | ТҮР                    | MAX  | UNITS                |
|--|---|--|---|----------------------|------------------------|------|----------------------|
| Gate Outp                                  | uts   |  |   |                      |                        |      |                      |
|  | PG, SG Output High Level  | I = -1mA   | • | V <sub>CC</sub> -0.1 |                        |      | V                    |
|  | PG, SG Output Low Level   | I = 1mA  | • |                      |                        | 1    | V                    |
|  | PG Rise Time, Fall Time   | PG = 1000pF  |   |                      | 15                     |      | ns                   |
|  | SG Rise Time, Fall Time   | SG = 400pF   |   |                      | 15                     |      | ns                   |
| Current Se                                 | ense/Overcurrent  | ·  |   |                      |                        |      |                      |
| V <sub>FAULT</sub>                         | Overcurrent Fault Threshold   | V <sub>ISEN</sub> + - V <sub>ISEN</sub> -  | • | 125                  | 140                    | 155  | mV                   |
| $\frac{\Delta V_{SENSE}}{\Delta V_{ITHB}}$ | Current Sense Comparator Threshold with Respect to $V_{\text{ITHB}}$                          |  | • | -130                 | -111                   | -98  | mV/V                 |
| V <sub>ITHB(OS)</sub>                      | V <sub>ITHB</sub> Offset  |  | • | 3.03                 | 3.17                   | 3.33 | V                    |
| Timing                                     |   |  |   |                      |                        |      |                      |
| f <sub>OSC</sub>                           | Default Switching Frequency   | ROSC Pin Open  | • | 200                  | 214                    | 223  | kHz                  |
|  | Switching Frequency   | $R_{OSC} = 45.3 k\Omega$ to GND  | • | 280                  | 300                    | 320  | kHz                  |
| f <sub>T2P</sub>                           | LTPoE++ Signal Frequency  |  |   |                      | f <sub>SW</sub> /256   |      |                      |
| t <sub>MIN</sub>                           | Minimum PG On Time  |  | • | 175                  | 250                    | 330  | ns                   |
| D <sub>MAX</sub>                           | Maximum PG Duty Cycle   |  | • | 63                   | 66                     | 70   | %                    |
| t <sub>PGDELAY</sub>                       | PG Turn-On Delay-Flyback<br>PG Turn-On Delay-Forward  | 5.23kΩ from FFSDLY to GND<br>52.3kΩ from FFSDLY to GND<br>10.5kΩ from FFSDLY to V <sub>CC</sub><br>52.3kΩ from FFSDLY to V <sub>CC</sub> |   |                      | 45<br>171<br>92<br>391 |      | ns<br>ns<br>ns<br>ns |
| t <sub>FBDLY</sub>                         | Feedback Amp Enable Delay Time  |  |   |                      | 350                    |      | ns                   |
| t <sub>FB</sub>                            | Feedback Amp Sense Interval   |  |   |                      | 550                    |      | ns                   |
| t <sub>PGSG</sub>                          | PG Falling to SG Rising Delay Time-Flyback<br>PG Falling to SG Falling Delay Time-<br>Forward | Resistor from FFSDLY to GND 10.5k $\Omega$ from FFSDLY to V <sub>CC</sub> 52.3k $\Omega$ from FFSDLY to V <sub>CC</sub>                  |   |                      | 20<br>67<br>301        |      | ns<br>ns<br>ns       |
| t <sub>START</sub>                         | Start Timer (Note 6)  | Delay After Power Good   | • | 80                   | 86                     | 93   | ms                   |
| t <sub>FAULT</sub>                         | Fault Timer (Note 6)  | Delay After Overcurrent Fault  | • | 80                   | 86                     | 93   | ms                   |
| I <sub>MPS</sub>                           | MPS Current   |  |   | 10                   | 12                     | 14   | mA                   |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2. All voltages with respect to GND unless otherwise noted. Positive currents are into pins; negative currents are out of pins unless otherwise noted.

Note 3. This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature can exceed 150°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

Note 4. Signature resistance specifications do not include resistance added by the external diode bridge which can add as much as  $1.1k\Omega$  to the port resistance.

Note 5. IGPU available in PoE powered operation. That is, available after  $V(VPORT) > V_{HSON}$  and  $V(AUX) < V_{AUXT}$ , over the range where V(VPORT)is between V<sub>HSOFF</sub> and 60V.

Note 6. Guaranteed by design, not subject to test.



# **TYPICAL PERFORMANCE CHARACTERISTICS**













Feedback Amplifier Output Current vs V<sub>FB31</sub>



PG Delay Time vs Temperature in Flyback Mode



Switching Frequency vs Temperature



PG Delay Time vs Temperature in Forward Mode







# PIN FUNCTIONS

**GND(Pins 1, 19, Exposed Pad Pin 29):** Device Ground. Exposed Pad must be electrically and thermally connected to PCB GND and Pin 19.

**RCLASS++ (Pin 3, LT4276A Only):** LTPoE++ Class Select Input. Connect a resistor between RCLASS++ to GND per Table 1.

**AUX (Pin 2):** Auxiliary Sense. Assert AUX via a resistive divider from the auxiliary power input to set the voltage at which the auxiliary supply takes over. Asserting AUX pulls down HSGATE, disconnects the signature resistor and disables classification. The AUX pin sinks  $I_{AUXH}$  when below its threshold voltage of  $V_{AUXT}$  to provide hysteresis. Connect to GND if not used.

**RCLASS (Pin 4):** Class Select Input. Connect a resistor between RCLASS to GND per Table 1.

**T2P (Pin 5, LT4276A and LT4276B only):** PSE Type Indicator. Low impedance to  $V_{CC}$  indicates 2-event classification. Alternating low/high impedance indicates LTPoE++ classification (LT4276A only, see Applications Information). High impedance indicates 1-event classification. This pin is not connected on the LT4276C. See the Applications Information Section for pin behavior when using the AUX pin.

DNC (Pin 22): Do Not Connect. Leave pin open.

**ROSC (Pin 10):** Programmable Frequency Adjustment. Resistor to GND programs operating frequency. Leave open for default frequency of 214kHz.

**SFST (Pin 11):** Soft-Start. Capacitor to GND sets soft-start timing.

**FFSDLY (Pin 12):** Forward/Flyback Select and Primary Gate Delay Adjustment. Resistor to GND adjusts gate drive delay for a flyback topology. Resistor to  $V_{CC}$  adjusts gate drive delay for a forward topology.

**ITHB (Pin 13):** Current Threshold Control. The voltage on this pin corresponds to the peak current of the external

FET. Note that the voltage gain from ITHB to the input of the current sense comparator ( $V_{\text{SENSE}}$ ) is negative.

**FB31 (Pin 14):** Feedback Input. In flyback mode, connect external resistive divider from the third winding feedback. Reference voltage is 3.17V. Connect to GND in forward mode.

**RLDCMP (Pin 15):** Load Compensation Adjustment. Optional resistor to GND controls output voltage set point as a function of peak switching current. Leave RLDCMP open if load compensation is not needed.

**ISEN- (Pin 16):** Current Sense, Negative Input. Route as a dedicated trace to the current sense resistor.

**ISEN+ (Pin 17):** Current Sense, Positive Input. Route as a dedicated trace to the current sense resistor.

SG (Pin 18): Secondary (Synchronous) Gate Drive, Output.

PG (Pin 20): Primary Gate Drive, Output.

 $V_{CC}$  (Pins 6, 7, 8, 9, 21): Switching Regulator Controller Supply Voltage. Connect a local 1µF ceramic capacitor from V<sub>CC</sub> pin 21 to GND pin 19 as close as possible to LT4276 as shown in Table 2.

**SWVCC(Pin 23):** Switch Driver for  $V_{CC}$ 's Buck Regulator. This pin drives the base of a PNP in a buck regulator to generate  $V_{CC}$ .

**V**<sub>IN</sub> (**Pin 24**): Buck Regulator Supply Voltage. Usually separated from HSSRC by a pi filter.

**HSSRC (Pin 25):** External Hot Swap MOSFET Source. Connect to source of the external MOSFET.

**HSGATE (Pin 26):** External Hot Swap MOSFET Gate Control, Output. Capacitance to GND determines inrush time.

NC (Pin 27): No Connection. Not internally connected.

**VPORT (Pin 28):** PD Interface Supply Voltage and External Hot Swap MOSFET Drain Connection.



# **BLOCK DIAGRAM**





### **OVERVIEW**

Power over Ethernet (PoE) continues to gain popularity as products take advantage of DC power and high speed data available from a single RJ45 connector. The LT4276A allows higher power while maintaining backwards compatibility with existing PSE systems. The LT4276 combines a PoE PD controller and a switching regulator controller capable of either flyback or forward isolated power supply operation.

# SIGNIFICANT DIFFERENCES FROM PREVIOUS PRODUCTS

The LT4276 has several significant differences from previous Linear Technology products. These differences are briefly summarized below. See Applications Information for more detail.

### ITHB Is Inverted from the Usual ITH pin

The ITHB pin voltage has an inverse relationship to the current sense comparator threshold,  $V_{SENSE}$ . Furthermore, the ITHB pin offset voltage,  $V_{ITHB(OS)}$ , is 3.17V. See Figure 1.

### **Duty-Cycle Based Soft-Start**

The LT4276 uses a duty cycle ramp soft-start that injects charge into ITHB. This allows startup without appreciable overshoot and with inexpensive external components.

### The Feedback Pin (FB31) is 3.17V rather than 1.25V

The error amp feedback voltage ( $V_{FB}$ ) is 3.17V.



Figure 1. V<sub>SENSE</sub> vs. V<sub>ITHB</sub>

### Flyback/Forward Mode Is Pin Selectable

The LT4276 operates in flyback mode if FFSDLY is pulled down by a resistor to GND. It operates in forward mode if FFSDLY is pulled up by a resistor to  $V_{CC}$ . The value of this resistor determines the  $t_{PGDELAY}$  and  $t_{PGSG}$ .

### **T2P Pin Polarity Is Reversed**

The T2P pin pulls up to  $V_{\mbox{CC}}$  when active rather than pulling down to GND.

### V<sub>CC</sub> Is Powered by Internally Driven Buck Regulator

The LT4276 includes a buck regulator controller that must be used to generate the  $V_{CC}$  supply voltage.

### **PoE MODES OF OPERATION**

The LT4276 has several modes of operation, depending on the input voltage sequence applied to the VPORT pin.

Table 1. Classification Codes, Power Levels and Resistor Selection LT4276 GRADE CAPABILITY **RESISTOR (1%)** PD POWER **NOMINAL CLASS** CLASS **AVAILABLE** PD TYPE CURRENT C A B R<sub>CLS</sub> R<sub>CLS</sub>++ 13W V V 0 Type 1 0.7mA √ Open Open 1 3.84W Type 1 10.5mA  $\sqrt{}$ √ √ 150Ω Open 2 6.49W Type 1 18.5mA  $\sqrt{}$ 80.6Ω √ V Open 3 13W Type 1 28mA √ √ √ 52.3Ω Open  $\sqrt{}$ 4 25.5W Type 2 40mA √ 35.7Ω Open 4\* 38.7W LTPoE++ 40mA √ Open 35.7Ω 4\* 52.7W LTPoE++ 40mA √ 150Ω 47.5Ω 4\* 70W LTPoE++ 40mA V 80.6Ω 64.9Ω 4\* 90W LTPoE++ 52.3Ω 40mA  $\sqrt{}$ 118Ω

\*An LTPoE++ PD classifies as class 4 by an IEEE 802.3 compliant PSE.



#### Detection

During detection, the PSE looks for a  $25k\Omega$  signature resistor which identifies the device as a PD. The LT4276 signature resistor is smaller than 25k to compensate for the additional series resistance introduced by the IEEE required bridge.

### Classification

The detection/classification process varies depending on whether the PSE is Type 1, Type 2, or LTPoE++. A Type 1 PSE, after a successful detection, may apply a classification probe voltage of 15.5V to 20.5V and measure current.

In 2-event classification, a Type 2 PSE probes for power classification twice as shown in Figure 3. The LT4276A or LT4276B recognizes this and pulls the T2P pin up to  $V_{CC}$  to signal the load that Type 2 power is available. Otherwise it does not pull up on the T2P pin, indicating that only Type 1 power is available. If an LT4276A senses an LTPoE++ PSE it alternates between pulling T2P up and floating T2P at a rate of  $f_{T2P}$  to indicate the LTPoE++ power is available.

### LTPoE++ Classification

The LT4276A allows higher power allocation while maintaining backwards compatibility with existing PSE systems by extending the classification signaling of IEEE 802.3. Linear Technology PSE controllers capable of LTPoE++ are listed in the Related Parts section. IEEE PSEs classify an LTPoE++ PD as a Type 2 PD.

### Classification Resistors (R<sub>CLS</sub> and R<sub>CLS++</sub>)

The R<sub>CLS</sub> and R<sub>CLS++</sub> resistors set the classification current corresponding to the PD power classification. Select the value of R<sub>CLS</sub> from Table 1 and connect the resistor between the RCLASS pin and GND. For LTPoE++, use the LT4276A and select the value of R<sub>CLS++</sub> from Table 1 in addition to R<sub>CLS</sub>. The resistor tolerance must be 1% or better to avoid degrading the overall accuracy of the classification circuit.

### Signature Corrupt During Mark

During the mark state, the LT4276 presents <11 k  $\Omega$  to the port as required by the IEEE specification.



Figure 2. Type 1 Detect/Class Signaling Waveform



Figure 3. Type 2 Detect/Class Signaling Waveform









#### Inrush and Powered On

Once the PSE detects and optionally classifies the PD, the PSE then powers on the PD. When the port voltage rises above the  $V_{HSON}$  threshold, it begins to source  $I_{GPU}$  out of the HSGATE pin. This current flows into an external capacitor ( $C_{GATE}$  in Figure 5) that causes a voltage to ramp up the gate of the external MOSFET. The external MOSFET acts as a source follower and ramps the voltage up on the output bulk capacitor ( $C_{PORT}$  in Figure 5), thereby determining the inrush current ( $I_{INRUSH}$  in Figure 5). To meet IEEE requirements, design  $I_{INRUSH}$  to be ~100mA.

The LT4276 internal charge pump provides an N-channel MOSFET solution, eliminating a larger and more costly P-channel FET. The low  $R_{DS(ON)}$  MOSFET also maximizes power delivery and efficiency, reduces power and heat dissipation, and eases thermal design.



Figure 5. Programming  $I_{INRUSH}$ 

### **DELAY START**

After the HSGATE charges up to approximately 7V above HSSRC, fully enhancing the external Hot Swap MOSFET, the switching regulator controller operates after a delay of  $t_{\text{START}}$ . During this delay, the LT4276 draws  $I_{\text{MPS}}$  from VPORT to ensure that the PSE does not DC disconnect the PD due to Maintain Power Signature requirements.

### EXTERNAL V<sub>CC</sub> SUPPLY

The external V<sub>CC</sub> supply must be configured as a buck regulator shown in Figure 6. To optimize the buck regulator, use the external component values in Table 2 corresponding to the V<sub>IN</sub> operating range. This buck regulator runs in discontinuous mode with the inductor peak current considerably higher than average load current on V<sub>CC</sub>. Thus, the saturation current rating of the inductor must exceed the values shown in Table 2. Place the capacitor, C, as close as possible to V<sub>CC</sub> pin 21 and GND pin 19. For optimal performance, place the external components as close as possible to the LT4276.



Figure 6. V<sub>CC</sub> Buck Regulator

| V <sub>IN</sub> | C    | L     | I <sub>SAT</sub> | Re  |  |
|-----------------|------|-------|------------------|-----|--|
| 9V-57V          | 22µF | 22µH  | ≥1.2A            | 1Ω  |  |
| PoE             | 10µF | 100µH | ≥300mA           | 20Ω |  |

### **AUXILIARY SUPPLY OVERRIDE**

If the AUX pin is held above V<sub>AUXT</sub>, the LT4276 enters auxiliary power supply override mode. In this mode the signature resistor is disconnected, classification is disabled, and HSGATE is pulled down. The T2P pin pulls up to V<sub>CC</sub> on the LT4276B (or the LT4276A when no R<sub>CLS</sub>++ resistor is present). The T2P pin alternates between pulling up and floating at f<sub>T2P</sub> on the LT4276A when the R<sub>CLS</sub>++ resistor is present.

The AUX pin allows for setting the auxiliary supply turn on  $(V_{AUXON})$  and turn off  $(V_{AUXOFF})$  voltage thresholds. The auxiliary supply hysteresis voltage  $(V_{AUXHYS})$  is set by sinking current  $(I_{AUXH})$  only when the AUX pin voltage is



less than  $V_{AUXT}$ . Use the following equations to set  $V_{AUXON}$  and  $V_{AUXOFF}$  via R1 and R2 in Figure 7. A capacitor up to 1000pF may be placed between the AUX pin and GND to improve noise immunity.

 $V_{AUXON}$  must be lower than  $V_{HSOFF}$ .



Figure 7. AUX Threshold and Hysteresis Calculation

### SWITCHING REGULATOR CONTROLLER OPERATION

The switching regulator controller portion of the LT4276 is a current mode controller capable of implementing either a flyback or a forward power supply. When used in flyback mode, no opto-isolator is required for feedback because the output voltage is sensed via the transformer's third winding.

### Flyback Mode

The LT4276 is programmed into flyback mode by placing a resistor R<sub>FFSDLY</sub> from the FFSDLY pin to GND. This resistor must be in the range of  $5.23k\Omega$  to  $52.3k\Omega$ . If using a potentiometer to adjust R<sub>FFSDLY</sub>, ensure the adjustment of the potentiometer does not exceed  $52.3k\Omega$ . The value of R<sub>FFSDLY</sub> determines t<sub>PGDELAY</sub> according to the following equations:

 $t_{PGDELAY} \approx 2.69 \text{ns} / \text{k}\Omega \cdot \text{R}_{FFSDLY} + 30 \text{ns}$ 

 $t_{PGSG} \approx 20 ns$ 

The PG and SG relationships in flyback mode are shown in Figure 8.

The SG pin must be connected to the secondary side MOSFET through a gate drive transformer as shown in Figure 9. Add a Schottky diode from PG to GND as shown in Figure 9 to prevent PG from going negative.



Figure 8: PG and SG Relationship in Flyback Mode



Figure 9: Example PG and SG Connections in Flyback Mode

### **Forward Mode**

The LT4276 is programmed into forward mode by placing a resistor R<sub>FFSDLY</sub> from the FFSDLY pin to V<sub>CC</sub>. The R<sub>FFSDLY</sub> resistor must be in the range of 10.5k $\Omega$  to 52.3k $\Omega$ . If using a potentiometer to adjust R<sub>FFSDLY</sub> ensure the adjustment of the potentiometer does not exceed 52.3k $\Omega$ .

The value of  $R_{\text{FFSDLY}}$  determines  $t_{\text{PGDELAY}}$  and  $t_{\text{PGSG}}$  according to the following equations:

 $t_{PGDELAY} \approx 7.16 \text{ns/k} \Omega \bullet R_{FFSDLY} + 17 \text{ns}$ 

 $t_{PGSG}\approx 5.60 ns/k\Omega \bullet R_{FFSDLY} + 7.9 ns$ 

The PG and SG relationships in forward mode are shown in Figure 10.





Figure 10: PG and SG relationship in Forward Mode



Figure 11: Example PG and SG Connections in Forward Mode

In forward mode, the SG pin has the correct polarity to drive the active clamp P-channel MOSFET through a simple level shifter as shown in Figure 11. Add a Schottky diode from the PG to GND as shown in Figure 11 to prevent PG from going negative.

### FEEDBACK AMPLIFIER

In the flyback mode, the feedback amplifier senses the output voltage through the transformer's third winding as shown in Figure 12. The amplifier is enabled only during the fixed interval,  $t_{FB}$ , as shown in Figure 13. This eliminates the opto-isolator in isolated designs, thus greatly improving the dynamic response and stability over lifetime. Since  $t_{FB}$  is a fixed interval, the time-averaged transconductance, gm, varies as a function of the user-selected switching frequency.



Figure 12: Feedback and Load Compensation Connection



Figure 13: Feedback Amplifier Timing Diagram

### FEEDBACK AMPLIFIER OUTPUT, ITHB

As shown in the Block Diagram,  $V_{SENSE}$  is the input of the Current Sense Comparator.  $V_{SENSE}$  is derived from the output of a linear amplifier whose input is the voltage on the ITHB pin,  $V_{ITHB}$ .

This linear amplifier inverts its input, V<sub>ITHB</sub>, with a gain,  $\Delta V_{SENSE}/\Delta V_{ITHB}$ , and with an offset voltage of V<sub>ITHB(OS)</sub> to yield its output, V<sub>SENSE</sub>. This relationship is shown graphically in Figure 1. Note the slope  $\Delta V_{SENSE}/\Delta V_{ITHB}$  is a negative number and is provided in the electrical characteristics table.

$$V_{\text{ITHB}} = V_{\text{ITHB}(\text{OS})} + V_{\text{SENSE}} \bullet \left(\frac{\Delta V_{\text{SENSE}}}{\Delta V_{\text{ITHB}}}\right)^{-1}$$



The block diagram shows  $V_{SENSE}$  is compared against the voltage across the current sense resistor, V(ISEN+)-V(ISEN-) modified by the internal slope compensation voltage discussed subsequently.

### LOAD COMPENSATION

As can be seen in Figure 13, the voltage on the FB31 pin droops slightly during the flyback period. This is mostly caused by resistances of components of the secondary side such as: the secondary winding,  $R_{DS(ON)}$  of the synchronous MOSFET, ESR of the output capacitor, etc. These resistances cause a feedback error that is proportional to the current in the secondary loop at the time of feedback sample window. To compensate for this error, the LT4276 places a voltage proportional to the peak current in the primary winding on the RLDCMP pin.

# Determining Feedback and Load Compensation Resistors

Because the resistances of components on the secondary side are generally not well known, an empirical method must be used to determine the feedback and load compensation resistor values.

INITIALLY SET  $R_{FB2} = 2k\Omega$  $R_{FB1} \approx R_{FB2} \frac{V_{OUT}}{V_{FB}} \frac{N_{THIRD}}{N_{SECONDARY}} - R_{FB2}$ 

Connect the resistor R<sub>LDCMP</sub> between the RLDCMP pin and GND. R<sub>LDCMP</sub> must be at least 10k $\Omega$ . Adjust R<sub>LDCMP</sub> for minimum change of V<sub>OUT</sub> over the full input and output load range. A potentiometer in series with 10k $\Omega$  may be initially used for R<sub>LDCMP</sub> and adjusted. The potentiometer+10k $\Omega$  may then be removed, measured, and replaced with the equivalent fixed resistor. The resulting V<sub>OUT</sub> differs from the desired V<sub>OUT</sub> due to offset injected by load compensation. The change to R<sub>FB2</sub> to correct this is predicted by:

$$\Delta R_{FB2} = \frac{\Delta V_{OUT}}{V_{FB}} \frac{N_{THIRD}}{N_{SECONDARY}} \frac{R_{FB2}^2}{R_{FB1}}$$

Where:  $\Delta V_{OUT}$  is the desired change to  $V_{OUT}$   $\Delta R_{FB2}$  is the required change to  $R_{FB2}$ 

 $N_{THIRD}/N_{SECONDARY}$  is the transformer third winding to secondary winding

### **OPTO-ISOLATOR FEEDBACK**

For forward mode operation, the flyback voltage cannot be sensed across the transformer. Thus, opto-isolator feedback must be used. When using opto-isolator feedback, connect the FB31 pin to GND and leave the RLDCMP pin open. In this condition, the feedback amplifier sinks an average current of  $I_{SINK}$  into the ITHB pin. An example for feedback connections is shown in Figure 14. Note that since  $I_{SINK}$  is time-averaged over the switching period, the sink current varies as a function of the user-selected switching frequency.



Connections in the Forward Mode

### **SOFT-START**

In PoE applications, a proper soft-start design is required to prevent the PD from drawing more current than the PSE can provide.

The soft-start time,  $t_{SFST}$ , is approximately the time in which the power supply output voltage,  $V_{OUT}$ , is charging its output capacitance,  $C_{OUT}$ . This results in an inrush current at the port of the PD, Iport\_inrush. Care must be taken in selecting  $t_{SFST}$  to prevent the PD from drawing more current than the PSE can provide.



In the absence of an output load current, the lport\_inrush, is approximated by the following equation:

 $Iport\_inrush \approx (C_{OUT} \bullet V_{OUT}^2) / (\eta \bullet t_{SFST} \bullet V_{IN})$ 

where  $\boldsymbol{\eta}$  is the power supply efficiency,

 $V_{\mbox{IN}}$  is the input voltage of the PD

Iport\_inrush plus the port current due to the load current must be below the current the PSE can provide. Note that the PSE current capability depends on the PSE operating standard.

The LT4276 contains a soft-start function that controls  $t_{SFST}$  by connecting an external capacitor,  $C_{SFST}$ , between the SFST pin and GND. The SFST pin is pulled up with  $I_{SFST}$  when the LT4276 begins switching. The voltage ramp on the SFST pin is proportional to the duty cycle ramp for PG.

For flyback mode, the soft-start time is:

$$t_{SFST} = \frac{600 \mu A}{nF} \left( \frac{C_{SFST}}{I_{SFST}} \right) \left( t_{PGon} + t_{PGDELAY} - t_{MIN} \right)$$

where  $t_{PGon}$  is the time when PG is high as shown in Figure 8 once the power supply is in steady-state.

In forward mode, each of the back page applications schematics provides a chart with  $t_{SFST}$  vs.  $C_{SFST}$ . Select the application and choose a value of  $C_{SFST}$  that corresponds to the desired soft-start time.

### **CURRENT SENSE COMPARATOR**

The LT4276 uses a differential current sense comparator to reduce the effects of stray resistance and inductance on the measurement of the primary current. ISEN+ and ISEN-must be Kelvin connected to the sense resistor pads.

Like most switching regulator controllers, the current sense comparator begins sensing the current  $t_{MIN}$  after PG turns on. Then, the comparator turns PG off after the voltage across ISEN+ and ISEN– exceeds the current sense comparator threshold,  $V_{SENSE}$ . Note that the voltage across ISEN+ and ISEN– is modified by LT4276's internal slope compensation.

### **SLOPE COMPENSATION**

The LT4276 incorporates current slope compensation. Slope compensation is required to ensure current loop stability when the duty cycle is greater than or near 50%. The slope compensation of the LT4276 does not reduce the maximum peak current at higher duty cycles.

### **CONTROL LOOP COMPENSATION**

In flyback mode, loop frequency compensation is performed by connecting a resistor/capacitor network from the output of the feedback amplifier (ITHB pin) to GND as shown in Figure 12. In forward mode, loop compensation is performed by varying  $R_X$  and  $C_X$  in Figure 14.

### ADJUSTABLE SWITCHING FREQUENCY

The LT4276 has a default switching frequency,  $f_{OSC}$ , of 214 kHz when the ROSC pin is left open. If a higher switching frequency,  $f_{SW}$ , is desired (up to 300 kHz), a resistor no smaller than 45.3k $\Omega$  may be added between the ROSC pin to GND. The resistor can be calculated below:

$$\mathsf{R}_{\mathsf{OSC}} = \frac{3900 \mathsf{k} \Omega \bullet \mathsf{k} \mathsf{Hz}}{\left(\mathsf{f}_{\mathsf{SW}} - \mathsf{f}_{\mathsf{OSC}}\right)} (\mathsf{k} \Omega)$$

### SHORT CIRCUIT RESPONSE

If the power supply output voltage is shorted, overloaded, or if the soft-start capacitor is too small, an overcurrent fault event occurs when the voltage across the sense pins exceeds  $V_{FAULT}$  (after the blanking period of  $t_{MIN}$ ). This begins the internal fault timer  $t_{FAULT}$ . For the duration of  $t_{FAULT}$ , the LT4276 turns off PG and SG and pulls the SFST pin to GND. After  $t_{FAULT}$  expires, the LT4276 initiates soft-start.

The fault and soft-start sequence repeats as long as the short circuit or overload conditions persist. This condition is recognized by the PG waveform shown in Figure 15 repeating at an interval of  $t_{FAULT}$ .



Figure 15: PG Waveform with Output Shorted





### **OVERTEMPERATURE PROTECTION**

The IEEE 802.3 specification requires a PD to withstand any applied voltage from 0V to 57V indefinitely. During classification, however, the power dissipation in the LT4276 may be as high as 1.5W. The LT4276 can easily tolerate this power for the maximum IEEE classification timing but overheats if this condition persists abnormally.

The LT4276 includes an over-temperature protection feature which is intended to protect the device during momentary overload conditions. If the junction temperature exceeds the over-temperature threshold, the LT4276 pulls down HSGATE pin, disables classification, and disables the switching regulator operation.

### **MAXIMUM DUTY CYCLE**

The maximum duty cycle of the PG pin is modified by the chosen  $t_{PGDELAY}$  and  $f_{SW}$ . It is calculated below:

MAX POWER SUPPLY DUTY CYCLE

 $= D_{MAX} - t_{PGDELAY} \bullet f_{SW}$ 

For an appropriate margin during transient operation, the forward or flyback power supply should be designed so that its maximum steady-state duty cycle should be about 10% lower than the LT4276 Maximum Power Supply Duty Cycle calculated above.

### EXTERNAL INTERFACE AND COMPONENT SELECTION

### PoE Input Diode Bridge

PDs are required to polarity-correct its input voltage. When diode bridges are used, the diode forward voltage drops affect the voltage at the VPORT pin. The LT4276 is designed to tolerate these voltage drops. The voltage parameters shown in the Electrical Characteristics are specified at the LT4276 package pins. For high efficiency applications, the LT4276 supports an LT4321-based PoE ideal diode bridge that reduces the forward voltage drop from 0.7V to nearly 20mV per diode in normal operation, while maintaining IEEE 802.3 compliance.

### **Auxiliary Input Diode Bridge**

Some PDs are required to receive AC or DC power from an auxiliary power source. A diode bridge is typically required to handle the voltage rectification and polarity correction.

In high efficiency applications, the voltage drop across the rectifier cannot be tolerated. The LT4276 can be configured with an LT4320-based ideal diode bridge to recover the diode voltage drop and ease thermal design.

### **Input Capacitor**

A 0.1 $\mu$ F capacitor is needed from VPORT to GND to meet the input impedance requirement in IEEE 802.3 and to properly bypass the LT4276. This capacitor must be placed as close as possible to the VPORT and GND pins.

### **Transient Voltage Suppressor**

The LT4276 specifies an absolute maximum voltage of 100V and is designed to tolerate brief overvoltage events due to Ethernet cable surges.

To protect the LT4276, install a unidirectional transient voltage suppressor (TVS) such as an SMAJ58A between the VPORT and GND pins. This TVS must be placed as close as possible to the VPORT and GND pins of the LT4276. For PD applications that require an auxiliary power input, install a TVS between  $V_{IN}$  and GND as close as possible to the LT4276.

For extremely high cable discharge and surge protection contact Linear Technology Applications.



13W (TYPE 1) PoE Power Supply in Flyback Mode with 5V, 2.3A Output



**Efficiency vs Load Current** 



**Output Regulation vs Load Current** 













4276 TA04b

42.76 TA04a



















LINEAR TECHNOLOGY





22

TECHNOLOGY

7.0

1.4 2.1 2.8 3.5 4.2 4.9 5.6 6.3 LOAD CURRENT (A)

3.1 L

7.0

1.4 2.1 2.8 3.5 4.2 4.9 5.6 6.3 LOAD CURRENT (A)

72

76 74

78

4276 TA0 9a

 WPORT = 42.5V

 WPORT = 50V

 WPORT = 57V

4276 TA09b

VPORT = 42.5V

3.2





## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LT4276#packaging for the most recent package drawings.

**UFD** Package



- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
- ON THE TOP AND BOTTOM OF PACKAGE



# **REVISION HISTORY**

| REV     | DATE | DESCRIPTION   | PAGE NUMBER             |
|---------|------|---|-------------------------|
| A 12/15 |      | Changed diode type of diode between SWVCC and $V_{CC}$ from Schottky to regular (BAV19WS) on all applicable schematics. | 1, 10, 16-20,<br>22, 23 |
|         |      | Added additional conditions to V <sub>AUXT</sub> and I <sub>AUXH</sub> parameters.                                      | 3                       |
|         |      | Revised graph: PG Delay Time vs Temperature in Flyback Mode.  | 5                       |
|         |      | Added T2 transformer part number recommendation to all flyback schematics.  | 16, 17, 19-23, 26       |
|         |      | Updated parts list for 25.5W (12V/1.9A) flyback schematic.  | 21                      |







# **RELATED PARTS**

| PART NUMBER   | DESCRIPTION   | COMMENTS   |  |
|---|---|--|--|
| LTC4267/ IEEE 802.3af PD Interface With Integrated<br>LTC4267-1/ Switching Regulator<br>LTC4267-3                                 |   | Internal 100V, 400mA Switch, Programmable Class, 200/300kHz Constant Frequency PWM                                   |  |
| LTC4269-1 IEEE 802.3af PD Interface With Integrated   |   | 2-Event Classification, Programmable Class, Synchronous No-Opto Flyback Controller,<br>50kHz to 250kHz, Aux Support  |  |
| LTC4269-2 IEEE 802.3af PD Interface With Integrated<br>Forward Switching Regulator  |   | 2-Event Classification, Programmable Class, Synchronous Forward Controller, 100kHz to 500kHz, Aux Support            |  |
| LT4275A/B/C   | LTPoE++/PoE+/PoE PD Controller External Switch, LTPoE++ Support       |  |  |
| LTC4278   | IEEE 802.3af PD Interface With Integrated Flyback Switching Regulator | 2-Event Classification, Programmable Class, Synchronous No-Opto Flyback Controller, 50kHz to 250kHz, 12V Aux Support |  |
| LTC4290/LTC4271 8-Port PoE/PoE+/LTPoE++ PSE Controller Transformer Isolation, Supports IEEE 802.3af, IEEE 802.3at and LTPoE++ PDs |   | Transformer Isolation, Supports IEEE 802.3af, IEEE 802.3at and LTPoE++ PDs   |  |
| LT4320/LT4320-1 Ideal Diode Bridge Controller 9V-72V ,DC to 600Hz Input. Col  |   | 9V-72V ,DC to 600Hz Input. Controls 4-NMOSFETs, Voltage Rectification without Diode Drops                            |  |
| LT4321  | PoE Ideal Diode Bridge Controller                                     | Controls 8-NMOSFETs for IEEE-required PD Voltage Rectification without Diode Drops                                   |  |

