

MOSFET - Power, Single N-Channel, SUPERFET® V, FAST, Power88 600 V, 185 mΩ, 15 A NTMT185N60S5H

Description

The SUPERFET V MOSFET FAST series helps maximize system efficiency by the extremely low switching losses in hard switching application. The Power88 package which is an ultra—slim SMD package offers excellent switching performance by providing kelvin source configuration and lower parasitic source inductance.

Features

- 650 V @ $T_J = 150^{\circ}$ C / Typ. $R_{DS(on)} = 148 \text{ m}\Omega$
- 100% Avalanche Tested / MSL1 Qualified
- Kelvin Source Configuration and Low Parasitic Source Inductance
- Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Computing / Display Power Supplies
- Telecom / Server Power Supplies
- Lighting / Charger/ Adapter / Industrial Power Supplies

ABSOLUTE MAXIMUM RATINGS (T_J = 25°C, Unless otherwise noted)


Parameter	Symbol	Value	Unit	
Drain-to-Source Voltage	V_{DSS}	600	V	
Gate-to-Source Voltage	DC	V_{GSS}	±30	V
	AC (f > 1 Hz)		±30	
Continuous Drain Current	T _C = 25°C	I _D	15	Α
	T _C = 100°C		9	
Power Dissipation	T _C = 25°C	P_{D}	116	W
Pulsed Drain Current (Note 1)	T _C = 25°C	I _{DM}	53	Α
Pulsed Source Current (Body Diode) (Note 1)	T _C = 25°C	I _{SM}	53	Α
Operating Junction and Storage Range	T _J , T _{STG}	-55 to +150	°C	
Source Current (Body Diode)	I _S	15	Α	
Single Pulse Avalanche Energy	$I_L = 3.6 \text{ A},$ $R_G = 25 \Omega$	E _{AS}	124	mJ
Avalanche Current	I _{AS}	3.6	Α	
Repetitive Avalanche Energy (N	E _{AR}	1.16	mJ	
MOSFET dv/dt	dv/dt	120	V/ns	
Peak Diode Recovery dv/dt (No		20		
Lead Temperature for Soldering Purposes (1/8" from case for 10 seconds)		T _L	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


1

- 1. Repetitive rating: pulse-width limited by maximum junction temperature.
- 2. $I_{SD} \le 7.5 \text{ A}$, di/dt $\le 200 \text{ A}/\mu\text{s}$, $V_{DD} \le 400 \text{ V}$, starting $T_J = 25^{\circ}\text{C}$.

V _{DSS}	R _{DS(ON)} MAX	I _D MAX	
600 V	185 m Ω @ 10 V	15 A	



POWER MOSFET



TDFN4 8x8 2P CASE 520AB

MARKING DIAGRAM

T185N 60S5H AWLYWW

T185N60S5H = Specific Device Code A = Assembly Location

WL = Wafer Lot
Y = Year
WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping
NTMT185N60S5H	TDFN4	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL CHARACTERISTICS


Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case, Max.	$R_{ heta JC}$	1.08	°C/W
Thermal Resistance, Junction-to-Ambient, Max.	$R_{ hetaJA}$	45	

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•		•		•	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}, T_J = 25^{\circ}\text{C}$	600	_	-	V
Drain-to-Source Breakdown Voltage Temperature Coefficient	ΔV _{(BR)DSS} / ΔΤ _J	I _D = 10 mA, Referenced to 25°C	-	630	-	mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}, T_J = 25^{\circ}\text{C}$	-	-	2	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V _{GS} = ±30 V, V _{DS} = 0 V	-	-	±100	nA
ON CHARACTERISTICS						
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = 10 \text{ V}, I_D = 7.5 \text{ A}, T_J = 25^{\circ}\text{C}$	-	148	185	mΩ
Gate Threshold Voltage	V _{GS(th)}	$V_{GS} = V_{DS}, I_D = 1.4 \text{ mA}, T_J = 25^{\circ}\text{C}$	2.7	-	4.3	V
Forward Trans-conductance	9FS	V _{DS} = 20 V, I _D = 7.5 A	-	18	-	S
CHARGES, CAPACITANCES & GATE	RESISTANCE					
Input Capacitance	C _{ISS}	$V_{DS} = 400 \text{ V}, V_{GS} = 0 \text{ V}, f = 250 \text{ kHz}$	-	1350	-	pF
Output Capacitance	C _{OSS}		_	25	-	
Time Related Output Capacitance	C _{OSS(tr.)}	I_D = Constant, V_{DS} = 0 V to 400 V, V_{GS} = 0 V	-	372	-	
Energy Related Output Capacitance	C _{OSS(er.)}	V _{DS} = 0 V to 400 V, V _{GS} = 0 V	-	42	-	1
Total Gate Charge	Q _{G(tot)}	V_{DD} = 400 V, I_{D} = 7.5 A, V_{GS} = 10 V	_	25	_	nC
Gate-to-Source Charge	Q_{GS}		-	7	-	
Gate-to-Drain Charge	Q_{GD}		-	8	-	
Gate Resistance	R_{G}	f = 1 MHz	-	0.9	_	Ω
SWITCHING CHARACTERISTICS						
Turn-On Delay Time	t _{d(on)}	$V_{GS} = 0/10 \text{ V}, V_{DD} = 400 \text{ V},$	-	18	-	ns
Rise Time	t _r	$I_D = 7.5 \text{ A}, R_G = 10 \Omega$	-	8	-	1
Turn-Off Delay Time	t _{d(off)}		-	52	-	1
Fall Time	t _f		_	4.3	_	1
SOURCE-TO-DRAIN DIODE CHARAC	CTERISTICS					
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 \text{ V}, I_{SD} = 7.5 \text{ A}, T_{J} = 25^{\circ}\text{C}$	_	_	1.2	V
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, I _{SD} = 7.5 A,	_	213	-	ns
Reverse Recovery Charge	Q _{RR}	dI/dt = 100 A/μs, V _{DD} = 400 V	_	2368	_	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS





Figure 7. Breakdown Voltage Variation vs. Temperature



1000

00 μs

ID, DRAIN CURRENT (A) Limited by R_{DS(on)} $T_C = 25^{\circ}C$ $T_J = 150^{\circ}C$ Single Pulse 0.1 10 100 V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V)

Operation in this Area is

Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case **Temperature**




Figure 11. E_{OSS} vs. Drain-to-Source Voltage

TYPICAL CHARACTERISTICS




Figure 12. Transient Thermal Impedance




Figure 13. Gate Charge Test Circuit & Waveform




Figure 14. Resistive Switching Test Circuit & Waveforms




Figure 15. Unclamped Inductive Switching Test Circuit & Waveforms




Figure 16. Peak Diode Recovery dv/dt Test Circuit & Waveforms

△ aaa C

8



В

aaa C

PIN 1

AREA // ccc C

TDFN4 8x8, 2P CASE 520AB **ISSUE O**

DATE 24 APR 2019

NOTES: UNLESS OTHERWISE SPECIFIED A) DOES NOT FULLY CONFORM TO JEDEC

REGISTRATION MO-220.


Α

5


4


TOP VIEW

- B) ALL DIMENSIONS ARE IN MILLIMETERS. C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.



DIM	MILLIMETERS			
Divi	MIN.	NOM.	MAX.	
Α	0.90	1.00	1.10	
A1	0.00		0.05	
b	0.90	1.00	1.10	
С	0.10	0.20	0.30	
D	7.90	8.00	8.10	
D1	7.10	7.20	7.30	
Е	7.90	8.00	8.10	
E1	4.25	4.35	4.45	
E2	0.15	0.25	0.35	
е	2.00 BSC			
e1	6.00 BSC			
e2	3.10 BSC			
K		(2.75)		
L	0.40	0.50 0.60		
aaa	0.10			
bbb	0.10			
ccc	0.05			
eee	0.05			
fff	0.10			
ggg	0.15			





RECOMMENDED LAND PATTERN

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

XXXXXXX XXXXXXX **AWLYWW**

XXXX = Specific Device Code

= Assembly Location

= Wafer Lot

Υ = Year

W = Work Week

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON73688G	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TDFN4 8x8, 2P		PAGE 1 OF 1	

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales