

LM614 Quad Operational Amplifier and Adjustable Reference

Check for Samples: LM614

FEATURES

Op Amp

- Low Operating Current: 450µA
- Wide Supply Voltage Range: 4V to 36V
- Wide Common-Mode Range: V⁻ to (V⁺− 1.8V)
- Wide Differential Input Voltage: ±36V Reference
- Adjustable Output Voltage: 1.2V to 5.0V
- Initial Tolerance: ±2.0%
- Wide Operating Current Range: 17µA to 20mA
- Tolerant of Load Capacitance

APPLICATIONS

- Transducer Bridge Driver and Signal Processing
- Process and Mass Flow Control Systems
- Power Supply Voltage Monitor
- Buffered Voltage References for A/D's

DESCRIPTION

The LM614 consists of four op-amps and a programmable voltage reference in a 16-pin package. The op-amp out-performs most single-supply opamps by providing higher speed and bandwidth along with low supply current. This device was specifically designed to lower cost and board space requirements in transducer, test, measurement and data acquisition systems.

Combining a stable voltage reference with four wide output swing op-amps makes the LM614 ideal for single supply transducers, signal conditioning and bridge driving where large common-mode-signals are common. The voltage reference consists of a reliable band-gap design that maintains low dynamic output impedance (1 Ω typical), initial tolerance (2.0%), and the ability to be programmed from 1.2V to 5.0V via two external resistors. The voltage reference is very stable even when driving large capacitive loads, as are commonly encountered in CMOS data acquisition systems.

As a member of TI's new Super-Block[™] family, the LM614 is a space-saving monolithic alternative to a multichip solution, offering a high level of integration without sacrificing performance.

Connection Diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Super-Block is a trademark of dcl_owner.

All other trademarks are the property of their respective owners.

SNOSC21C-MAY 1998-REVISED MARCH 2013

www.ti.com

RUMENTS

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾

Voltage on Any Pins except V_F (referred to V ⁻ pin)	36∨ (Max) ⁽³⁾ −0.3∨ (Min) ⁽⁴⁾	
Current through Any Input Pin	±20	
Differential Input Voltage	LM614I	±36V
	LM614C	±32V
Storage Temperature Range	−65°C ≤ T _J ≤ +150°C	
Maximum Junction Temperatu	150°C	
Thermal Resistance, Junction-	150°C	
Soldering Information (Soldering	220°C	
ESD Tolerance ⁽⁶⁾	±1kV	

(1) Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device beyond its rated operating conditions.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) Input voltage above V+ is allowed.

(4) More accurately, it is excessive current flow, with resulting excess heating, that limits the voltages on all pins. When any pin is pulled a diode drop below V-, a parasitic NPN transistor turns ON. No latch-up will occur as long as the current through that pin remains below the Maximum Rating. Operation is undefined and unpredictable when any parasitic diode or transistor is conducting.

Junction temperature may be calculated using TJ = TA + P D0jA. The given thermal resistance is worst-case for packages in sockets in (5) still air. For packages soldered to copper-clad board with dissipation from one comparator or reference output transistor, nominal θjA is 90°C/W for the DW package.

(6) Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Operating Temperature Range

LM614I	-40°C ≤ T _J ≤ +85°C
LM614C	$0^{\circ}C \le T_{J} \le +70^{\circ}C$

Electrical Characteristics

These specifications apply for V⁻ = GND = 0V, V⁺ = 5V, V_{CM} = V_{OUT} = 2.5V, I_R = 100 μ A, FEEDBACK pin shorted to GND, unless otherwise specified. Limits in standard typeface are for $T_J = 25^{\circ}C$; limits in **Boldface type** apply over the **Operating**

Temperature Range.

Symbol	Parameter	Conditions	Тур ⁽¹⁾	LM614I LM614C Limits ⁽²⁾	Units
I _S	Total Supply Current	$R_{LOAD} = \infty$, 4V ≤ V ⁺ ≤ 36V (32V for LM614C)	450 550	1000 1070	μA max μA max
V _S	Supply Voltage Range		2.2 2.9	2.8 3	V min V min
			46 43	32 32	V max V max
OPERATIONAL	AMPLIFIER		·	•	•
V _{OS1}	V _{OS} Over Supply	$4V \le V^+ \le 36V$ ($4V \le V^+ \le 32V$ for LM614C)	1.5 2.0	5.0 7.0	mV max mV max
V _{OS2}	V _{OS} Over V _{CM}	$V_{CM} = 0V$ through $V_{CM} = (V^+ - 1.8V), V^+ = 30V$	1.0 1.5	5.0 7.0	mV max mV max
<u>V_O</u> S3 ΔΤ	Average V _{OS} Drift	See ⁽²⁾	15		μV/°C max
IB	Input Bias Current		10 11	35 40	nA max nA max
I _{OS}	Input Offset Current		0.2 0.3	4 5	nA max nA max

(1) Typical values in standard typeface are for TJ = 25°C; values in boldface type apply for the full operating temperature range. These values represent the most likely parametric norm.

All limits are ensured at room temperature (standard type face) or at operating temperature extremes (bold type face). (2)



Electrical Characteristics (continued)

These specifications apply for V⁻ = GND = 0V, V⁺ = 5V, V_{CM} = V_{OUT} = 2.5V, I_R = 100µA, FEEDBACK pin shorted to GND, unless otherwise specified. Limits in standard typeface are for $T_J = 25^{\circ}$ C; limits in **Boldface type** apply over the **Operating Temperature Range**.

Symbol	Parameter	Conditions	Typ ⁽¹⁾	LM614I LM614C Limits ⁽²⁾	Units	
l <u>os</u> 1 ΔT	Average Offset Drift Current		4		pA/°C	
R _{IN}	Input Resistance	Differential	1800		MΩ	
		Common-Mode	3800		MΩ	
C _{IN}	Input Capacitance	Common-Mode Input	5.7		pF	
ə _n	Voltage Noise	f = 100 Hz, Input Referred	74		nV/√Hz	
n	Current Noise	f = 100 Hz, Input Referred	58		fA/√Hz	
CMRR	Common-Mode	$V^{+} = 30V, 0V \le V_{CM} \le (V^{+} - 1.8V),$	95	75	dB min	
	Rejection Ratio	$CMRR = 20 \log (\Delta V_{CM} / \Delta V_{OS})$	90	70	dB min	
PSRR	Power Supply	$4V \le V^+ \le 30V, V_{CM} = V^+/2,$	110	75	dB min	
	Rejection Ratio	$PSRR = 20 \log (\Delta V^+ / \Delta V_{OS})$	100	70	dB min	
A _V	Open Loop Voltage Gain	$R_{L} = 10 k\Omega$ to GND, V ⁺ = 30V, 5V ≤ V _{OUT} ≤ 25V	500 50	94 40	V/mV min	
SR	Slew Rate	$V^{+} = 30V^{(3)}$	±0.70 ±0.65	±0.50 ±0.45	V/µs	
GBW	Gain Bandwidth	C _L = 50 pF	0.8 0.52		MHz MHz	
V _{O1}	Output Voltage Swing High	R _L = 10 kΩ to GND V ⁺ = 36V (32V for LM614C)	V ⁺ − 1.4 V ⁺ − 1.6	V ⁺ − 1.8 V⁺ − 1.9	V min V min	
V _{O2}	Output Voltage Swing Low	R _L = 10 kΩ to V ⁺ V ⁺ = 36V (32V for LM614C)	V [−] + 0.8 V [−] + 0.9	V [−] + 0.95 V[−] + 1.0	V max V max	
оит	Output Source	$V_{OUT} = 2.5V, V_{+IN} = 0V, V_{-IN} = -0.3V$	25 15	16 13	mA min mA min	
SINK	Output Sink Current	$V_{OUT} = 1.6V, V_{+IN} = 0V, V_{-IN} = 0.3V$	17 9	13 8	mA min mA min	
SHORT	Short Circuit Current	V _{OUT} = 0V, V _{+IN} = 3V, V _{-IN} = 2V, Source	30 40	50 60	mA max mA max	
		V _{OUT} = 5V, V _{+IN} = 2V, V _{-IN} = 3V, Sink	30 32	70 90	mA max mA max	
OLTAGE REF	ERENCE	·				
V _R	Voltage Reference	See ⁽⁴⁾	1.244	1.2191 1.2689 (±2.0%)	V min V max	
ΔV _R ΔT	Average Temperature Drift	See ⁽⁵⁾	10	150	PPM/°C max	
<u>V</u> R VTJ	Hysteresis	See ⁽⁶⁾	3.2		µV/°C	
۵ ۷۷ _R	V _R Change with Current	V _{R(100 µA)} – V _{R(17 µA)}	0.05 0.1	1 1.1	mV max mV max	
		$V_{R(10 mA)} - V_{R(100 \mu A)}^{(7)}$	1.5 2.0	5 5.5	mV max mV max	

(3) Slew rate is measured with op amp in a voltage follower configuration. For rising slew rate, the input voltage is driven from 5V to 25V, and the output voltage transition is sampled at 10V and @20V. For falling slew rate, the input voltage is driven from 25V to 5V, and the output voltage transition is sampled at 20V and 10V.

(4) V_R is the Cathode-feedback voltage, nominally 1.244V.

(5) Average reference drift is calculated from the measurement of the reference voltage at 25°C and at the temperature extremes. The drift, in ppm/°C, is $10^{6} \Delta V_{R/(V_{R[25^{\circ}C]} \bullet \Delta T_{J})}$, where ΔV_{R} is the lowest value subtracted from the highest, $V_{R[25^{\circ}C]}$ is the value at 25°C, and ΔT_{J} is the temperature range. This parameter is ensured by design and sample testing.

(6) Hysteresis is the change in V_R caused by a change in T_J, after the reference has been "dehysterized". To dehysterize the reference; that is minimize the hysteresis to the typical value, cycle its junction temperature in the following pattern, spiraling in toward 25°C: 25°C, 85°C, −40°C, 70°C, 0°C, 25°C.

(7) Low contact resistance is required for accurate measurement.

Copyright © 1998–2013, Texas Instruments Incorporated



Electrical Characteristics (continued)

These specifications apply for V⁻ = GND = 0V, V⁺ = 5V, V_{CM} = V_{OUT} = 2.5V, I_R = 100µA, FEEDBACK pin shorted to GND, unless otherwise specified. Limits in standard typeface are for $T_J = 25^{\circ}$ C; limits in **Boldface type** apply over the **Operating Temperature Range**.

Symbol	Parameter	Conditions	Тур ⁽¹⁾	LM614I LM614C Limits ⁽²⁾	Units
R	Resistance	ΔV _{R(10→0.1 mA)} /9.9 mA ΔV _{R(100→17 μA)} /83 μA	0.2 0.6	0.56 13	Ω max Ω max
$\frac{\Delta V_R}{AV_{RO}}$	V _R Change with High V _{RO}	V $_{R(Vro = Vr)} - V_{R(Vro = 5.0V)}$ (3.76V between Anode and FEEDBACK)	2.5 2.8	7 10	mV max mV max
ΔV _R	V _R Change with V ⁺ Change	$V_{R(V + = 5V)} - V_{R(V + = 36V)}$ (V ⁺ = 32V for LM614C)	0.1 0.1	1.2 1.3	mV max mV max
$\frac{\Delta V_R}{\Delta V+}$		$V_{R(V + = 5V)} - V_{R(V + = 3V)}$	0.01 0.01	1 1.5	mV max mV max
I _{FB}	FEEDBACK Bias Current	$V_{ANODE} \le V_{FB} \le 5.06V$	22 29	50 55	nA max nA max
e _n	Voltage Noise	BW = 10 Hz to 10 kHz, $V_{RO} = V_R$	30		μV _{RMS}



Typical Performance Characteristics (Reference)

 $T_J = 25^{\circ}C$, FEEDBACK pin shorted to $V^- = 0V$, unless otherwise noted









Reference Voltage vs. Current and Temperature





Reference Voltage vs. Current and Temperature



Reference Voltage vs. Reference Current



REFERENCE VOLTAGE (V)



SNOSC21C-MAY 1998-REVISED MARCH 2013



Reference Voltage vs. Reference Current 6 REFERENCE VOLTAGE (V) 5 4 0~100V 3 55°C Ş $1 \,\mathrm{K} \sim 1 \,\mathrm{M}$ 2 25 1 0 4.88M -10-2 10⁻² $-10^{-4} \pm 10^{-6}$ 10^{-4} REFERENCE CURRENT (A) Figure 7.









FEEDBACK Current vs. FEEDBACK-to-Anode Voltage



Reference Small-Signal Resistance vs. Frequency





Typical Performance Characteristics (Reference) (continued)

 $T_J = 25^{\circ}C$, FEEDBACK pin shorted to V⁻ = 0V, unless otherwise noted













SNOSC21C - MAY 1998-REVISED MARCH 2013

Reference Step Response for 100 µA ~ 10 mA Current Step



Figure 16.





TEXAS INSTRUMENTS

www.ti.com

SNOSC21C-MAY 1998-REVISED MARCH 2013

Typical Performance Characteristics (Op Amps)

 $V^+ = 5V$, $V^- = GND = 0V$, $V_{CM} = V^+/2$, $V_{OUT} = V^+/2$, $T_J = 25^{\circ}C$, unless otherwise noted

Input Common-Mode Voltage Range vs. Temperature









(NE) 30^{+} 10^{-1}

V_{OS} vs. Junction Temperature on 9 Representative Units

Figure 19.

Slew Rate vs. Temperature and Output Sink Current



Output Voltage Swing vs. Temp. and Current



8









NEGATIVE INPUT = V

 $V_{\pm |N} = V^{-} \pm 1V$

125 °C

10

0

-10

Small-Signal Pulse Response vs. Temp.





SNOSC21C - MAY 1998-REVISED MARCH 2013

Output Impedance vs. Frequency and Gain



Small-Signal Pulse Response vs. Load



ÈXAS NSTRUMENTS

www.ti.com

SNOSC21C-MAY 1998-REVISED MARCH 2013





Follower Small-Signal Frequency Response





Common-Mode Input Voltage Rejection Ratio





- PSRR (dB)

60 40

20 0

-20

-40 ______ 10⁻² 157

10²

FREQUENCY (Hz)

Figure 38.

10⁴

10⁶

51.0

15

10⁰





Input Bias Current vs. Junction Temperature





SNOSC21C-MAY 1998-REVISED MARCH 2013

Typical Performance Distributions

www.ti.com







Voltage Reference Broad-BandNoise Distribution







Average I_{OS} Drift Commercial Temperature Range



Op Amp Voltage Noise Distribution





LM614

Typical Performance Distributions (continued) Op Amp Current Noise Distribution



SNOSC21C-MAY 1998-REVISED MARCH 2013



www.ti.com

APPLICATION INFORMATION

VOLTAGE REFERENCE

Reference Biasing

The voltage reference is of a shunt regulator topology that models as a simple zener diode. With current I_r flowing in the "forward" direction there is the familiar diode transfer function. I_r flowing in the reverse direction forces the reference voltage to be developed from cathode to anode. The cathode may swing from a diode drop below V⁻ to the reference voltage or to the avalanche voltage of the parallel protection diode, nominally 7V. A 5.0V reference with V⁺ = 3V is allowed.



Figure 48. Voltages Associated with Reference (Current Source I_r is External)

The reference equivalent circuit reveals how V_ris held at the constant 1.2V by feedback, and how the FEEDBACK pin passes little current.

To generate the required reverse current, typically a resistor is connected from a supply voltage higher than the reference voltage. Varying that voltage, and so varying I_r , has small effect with the equivalent series resistance of less than an ohm at the higher currents. Alternatively, an active current source, such as the LM134 series, may generate I_r .



Figure 49. Reference Equivalent Circuit



Figure 50. 1.2V Reference



Capacitors in parallel with the reference are allowed. See Reference AC Stability Range typical curve for capacitance values—from 20 μ A to 3 mA any capacitor value is stable. With the reference's wide stability range with resistive and capacitive loads, a wide range of RC filter values will perform noise filtering.

Adjustable Reference

The FEEDBACK pin allows the reference output voltage, V_{ro} , to vary from 1.24V to 5.0V. The reference attempts to hold V_r at 1.24V. If V_r is above 1.24V, the reference will conduct current from Cathode to Anode; FEEDBACK current always remains low. If FEEDBACK is connected to Anode, then $V_{ro} = V_r = 1.24V$. For higher voltages FEEDBACK is held at a constant voltage above Anode—say 3.76V for $V_{ro} = 5V$. Connecting a resistor across the constant V_r generates a current I= $V_r/R1$ flowing from Cathode into FEEDBACK node. A Thevenin equivalent 3.76V is generated from FEEDBACK to Anode with R2=3.76/I. For a 1% error, use R1 such that I is greater than one hundred times the FEEDBACK bias current. For example, keep I \geq 5.5µA.



Figure 51. Thevenin Equivalent of Reference with 5V Output



 $\begin{array}{l} \mathsf{R1} = \mathsf{Vr/I} = 1.24/32 \mu = 39 k \\ \mathsf{R2} = \mathsf{R1} \left\{ (\mathsf{Vro/Vr}) - 1 \right\} = 39 k \left\{ (5/1.24) - 1) \right\} = 118 k \\ \end{array}$

Figure 52. Resistors R1 and R2 Program Reference Output Voltage to be 5V

Understanding that V_r is fixed and that voltage sources, resistors, and capacitors may be tied to the FEEDBACK pin, a range of V_r temperature coefficients may be synthesized.

SNOSC21C - MAY 1998 - REVISED MARCH 2013



www.ti.com











Figure 55. Diode in Series with R1 Causes Voltage across R1 and R2 to be Proportional to Absolute Temperature (PTAT)

Connecting a resistor across Cathode-to-FEEDBACK creates a 0 TC current source, but a range of TCs may be synthesized.





I = Vr/R1 = 1.24/R1





Figure 57. Proportional-to-Absolute-Temperature Current Source



Figure 58. Negative-TC Current Source

Hysteresis

The reference voltage depends, slightly, on the thermal history of the die. Competitive micro-power products vary—always check the data sheet for any given device. Do not assume that no specification means no hysteresis.

SNOSC21C - MAY 1998 - REVISED MARCH 2013



OPERATIONAL AMPLIFIERS

Any amp or the reference may be biased in any way with no effect on the other amps or reference, except when a substrate diode conducts (see Electrical Characteristics). One amp input may be outside the common-mode range, another amp may be operated as a comparator, another with all terminals floating with no effect on the others (tying inverting input to output and non-inverting input to V^- on unused amps is preferred). Choosing operating points that cause oscillation, such as driving too large a capacitive load, is best avoided.

Op Amp Output Stage

These op amps, like their LM124 series, have flexible and relatively wide-swing output stages. There are simple rules to optimize output swing, reduce cross-over distortion, and optimize capacitive drive capability:

- Output Swing: Unloaded, the 42μA pull-down will bring the output within 300 mV of V⁻ over the military temperature range. If more than 42μA is required, a resistor from output to V⁻ will help. Swing across any load may be improved slightly if the load can be tied to V⁺, at the cost of poorer sinking open-loop voltage gain
- Cross-over Distortion: The LM614 has lower cross-over distortion (a 1 V_{BE} deadband versus 3 V_{BE} for the LM124), and increased slew rate as shown in the characteristic curves. A resistor pull-up or pull-down will force class-A operation with only the PNP or NPN output transistor conducting, eliminating cross-over distortion
- 3. Capacitive Drive: Limited by the output pole caused by the output resistance driving capacitive loads, a pulldown resistor conducting 1 mA or more reduces the output stage NPN r_e until the output resistance is that of the current limit 25 Ω . 200pF may then be driven without oscillation.

Op Amp Input Stage

The lateral PNP input transistors, unlike most op amps, have BV_{EBO} equal to the absolute maximum supply voltage. Also, they have no diode clamps to the positive supply nor across the inputs. These features make the inputs look like high impedances to input sources producing large differential and common-mode voltages.

Typical Applications



Figure 59. Simple Low Quiescent Drain Voltage Regulator. Total supply current approximately 320μ A, when V_{IN} = +5V.



SNOSC21C - MAY 1998 - REVISED MARCH 2013



*10k must be low t.c. trimpot.





 $V_{OUT} = (R_1 \ /Pe + 1) \ V_{REF} \\ R_1, \ R_2 \ should \ be \ 1\% \ metal \ film \\ P_{\beta} \ should \ be \ low \ T.C. \ trim \ pot$



TEXAS INSTRUMENTS

SNOSC21C-MAY 1998-REVISED MARCH 2013

www.ti.com



(1) Set zero code voltage, then adjust 10Ω gain adjust pot for full scale.

Figure 62. Transducer Data Acquisition System.







Figure 64. Reference / Bias

SNOSC21C-MAY 1998-REVISED MARCH 2013

Changes from Revision B (March 2013) to Revision C							
•	Changed layout of National Data Sheet to TI format	21					

REVISION HISTORY



www.ti.com



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
				_			(6)				
LM614 MDC	ACTIVE	DIESALE	Y	0	100	RoHS & Green	Call TI	Level-1-NA-UNLIM	-40 to 85		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated