# **MOSFET** - P-Channel Logic Level PowerTrench®

-40 V, 13.5 mΩ, -50 A

# FDD9510L-F085

#### **Features**

- Typ  $R_{DS(on)} = 11 \text{ m}\Omega$  at  $V_{GS} = -10 \text{ V}$ ;  $I_D = -50 \text{ A}$
- Typ  $Q_{g(tot)} = 28 \text{ nC}$  at  $V_{GS} = -10 \text{ V}$ ;  $I_D = -50 \text{ A}$
- UIS Capability
- Qualified to AEC Q101
- These Devices are Pb-Free and are RoHS Compliant

# **Applications**

- Automotive Engine Control
- Powertrain Management
- Solenoid and Motor Drivers
- Electrical Power Steering
- Integrated Starter/Alternator
- Distributed Power Architectures and VRM
- Primary Switch for 12 V Systems

## ABSOLUTE MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain to Source Voltage	V <sub>DSS</sub>	-40	V
Gate to Source Voltage	V <sub>GS</sub>	±16	V
Drain Current – Continuous (V <sub>GS</sub> = -10 V) (T <sub>C</sub> = 25°C) (Note 1)	I <sub>D</sub>	-50	Α
Pulsed Drain Current (T <sub>C</sub> = 25°C)	I <sub>D</sub>	See Figure 4	Α
Single Pulse Avalanche Energy (Note 2)	E <sub>AS</sub>	35.3	mJ
Power Dissipation	$P_{D}$	75	W
Derate above 25°C	$P_{D}$	0.5	W/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	–55 to +175	°C
Thermal Resistance (Junction to Case)	$R_{\theta JC}$	2	°C/W
Maximum Thermal Resistance (Junction to Ambient) (Note 3)	$R_{\theta JA}$	52	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Current is limited by wirebond configuration
- 2. Starting Tj = 25°C, L = 40  $\mu$ H, I<sub>AS</sub> = -42 A, V<sub>DD</sub> = -40 V during inductor charging and V<sub>DD</sub> = 0 V during time in avalanche
- 3.  $R_{\theta JA}$  is the sum of the junction–to–case and case–to–ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta JA}$  is determined by the user's board design. The maximum rating presented here is based on mounting on a 1 in² pad of 2 oz copper.




# ON Semiconductor®

www.onsemi.com



DPAK TO-252 CASE 369AS



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

## PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Reel Size	Tape Width	Quantity
FDD9510L-F085	FDD9510L	D-PAK (TO-252)	13″	16 mm	2500 Units

## **ELECTRICAL CHARACTERISTICS** (T<sub>.J</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions		Min	Тур	Max	Unit
OFF CHARACT	TERISTICS					•	•
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$		-40	-	_	V
I <sub>DSS</sub>	Drain to Source Leakage Current	V <sub>DS</sub> = -40 V, V <sub>GS</sub> = 0 V	T <sub>J</sub> = 25°C	-	-	-1	μΑ
			T <sub>J</sub> = 175°C (Note 4)	-	-	-1	mA
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±16 V		-	-	±100	nA
ON CHARACT	ERISTICS						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D =$	250 μΑ	-1	-1.9	-3	V
R <sub>DS(on)</sub>	Drain to Source On-Resistance	$V_{GS} = -4.5 \text{ V}, I_{C}$	<sub>0</sub> = −50 A, T <sub>J</sub> = 25°C	-	16	22	mΩ
		$V_{GS} = -10 \text{ V},$	T <sub>J</sub> = 25°C	-	11	13.5	mΩ
		$I_D = -50 \text{ A}$ $T_J = 175^{\circ}\text{ C}$	T <sub>J</sub> = 175°C (Note 4)	-	18	22.7	mΩ
YNAMIC CHA	ARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -20 \text{ V}, V_{C}$	<sub>SS</sub> = 0 V, f = 1 MHz	-	2020	_	pF
C <sub>oss</sub>	Output Capacitance	1		-	785	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 1		-	36	-	pF
R <sub>g</sub>	Gate Resistance	V <sub>GS</sub> = -0.5 V, f = 1 MHz		-	23	-	Ω
Q <sub>g(tot)</sub>	Total Gate Charge	$V_{DD} = -20 \text{ V},$	V <sub>GS</sub> = 0 V to -10 V	-	28	37	nC
Q <sub>g(-4.5)</sub>	Total Gate Charge	I <sub>D</sub> = -50 A	$V_{GS} = 0 \text{ V to } -4.5 \text{ V}$	-	13	_	nC
Q <sub>g(th)</sub>	Threshold Gate Charge	7	V <sub>GS</sub> = 0 V to −1 V	-	2	-	nC
$Q_{gs}$	Gate to Source Gate Charge	$V_{DD} = -20 \text{ V}, I_D$	= -50 A	-	7	-	nC
$Q_{gd}$	Gate to Drain "Miller" Charge	]		-	4	-	nC
WITCHING C	HARACTERISTICS						
t <sub>on</sub>	Turn-On Time	$V_{DD} = -20 \text{ V, } I_{D}$		-	-	44	ns
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>GS</sub> = -10 V, H <sub>0</sub>	$V_{GS} = -10 \text{ V}, R_{GEN} = 6 \Omega$		8	_	ns
t <sub>r</sub>	Turn-On Rise Time			-	21	-	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			-	113	-	ns
t <sub>f</sub>	Turn-Off Fall Time			-	35	-	ns
t <sub>off</sub>	Turn-Off Time			-	-	220	ns
RAIN-SOUR	CE DIODE CHARACTERISTICS						
$V_{SD}$	Source to Drain Diode Voltage	$V_{GS} = 0 \text{ V}, I_{SD} = -50 \text{ A}$ $V_{GS} = 0 \text{ V}, I_{SD} = -25 \text{ A}$		_	-0.97	-1.25	V
				-	-0.9	-1.2	V
T <sub>rr</sub>	Reverse Recovery Time	$I_F = -50 \text{ A, dI}_{SD}$	/dt = 100 A/μs	-	42	63	ns
Q <sub>rr</sub>	Reverse Recovery Charge	7		-	31	56	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. The maximum value is specified by design at T<sub>J</sub> = 175°C. Product is not tested to this condition in production

#### **TYPICAL CHARACTERISTICS**




Figure 1. Normalized Power Dissipation vs.

Case Temperature

Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

#### **TYPICAL CHARACTERISTICS**




Figure 5. Forward Bias Safe Operating Area




Figure 6. Unclamped Inductive Switching Capability




Figure 7. Transfer Characteristics




Figure 8. Forward Diode Characteristics




Figure 9. Saturation Characteristics




Figure 10. Saturation Characteristics

#### **TYPICAL CHARACTERISTICS**




Figure 11. R<sub>DS(on)</sub> vs. Gate Voltage

Figure 12. Normalized R<sub>DS(on)</sub> vs. Junction Temperature




Figure 13. Normalized Gate Threshold Voltage vs. Temperature

Figure 14. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 15. Capacitance vs. Drain to Source Voltage




Figure 16. Gate Charge vs. Gate to Source Voltage

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC.

h3

3

-A

L3

Æ

L4





C

(z)

# **DPAK3 (TO-252 3 LD)**CASE 369AS **ISSUE A**

**DATE 28 SEP 2022** 

MILLIMETERS

NOM. MAX.


NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC, TO-252,
- ISSUE C, VARIATION AA.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
- D) SUPPLIER DEPENDENT MOLD LOCKING HOLES OR CHAMFERED CORNERS OR EDGE PROTRUSION.

  FOR DIODE PRODUCTS, L4 IS 0.25 MM MAX.

  F) DIMENSIONS ARE EXCLUSIVE OF BURRS,
- MOLD FLASH AND TIE BAR EXTRUSIONS.
- G) LAND PATTERN RECOMMENDATION IS BASED ON IPC7351A STD TO228P991X239-3N.

DIM





**DETAIL A** (ROTATED -90°) SCALE: 12X


A1	0.00	-	0.127	
b	0.64	0.77	0.89	
b2	0.76	0.95	1.14	
b3	5.21	5.34	5.46	
С	0.45	0.53	0.61	
c2	0.45	0.52	0.58	
D	5.97	6.10	6.22	
D1	5.21	_	_	
Е	6.35	6.54	6.73	
E1	4.32	_	_	
е	2.286 BSC			
e1	4.572 BSC			
Н	9.40	9.91	10.41	
L	1.40	1.59	1.78	
L1	2.90 REF			
L2	0.51 BSC			
L3	0.89	1.08	1.27	
1.4			400	

MIN.

2.18







## **GENERIC MARKING DIAGRAM\***

XXXXXX XXXXXX **AYWWZZ** 

XXXX = Specific Device Code

= Assembly Location Α

WW = Work Week

= Assembly Lot Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

#### LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

		0		
DOCUMENT NUMBER:	98AON13810G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK3 (TO-252 3 LD)	•	PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales