SLLS226A - APRIL 1996 - REVISED NOVEMBER 1997

- Supports a 9-Pin GeoPort[™] Host Interface Standard for the Intelligent Network Port
- Designed to Operate up to 4-Mbit/s Full Duplex
- ±5 V Supply Operation
- Provides 6 kV ESD Protection
- Has Driver Short-Circuit Protection
- Includes Failsafe Mechanism for Open Inputs
- Is Backward Compatible with AppleTalk[™] and LocalTalk[™]
- Combines Multiple Components into a Single Chip Solution
- Complements the SN75LBC772 9-Pin GeoPort Peripheral (DCE) Interface Device
- Uses LinBiCMOS[™] Process Technology

description

The SN75LBC771 is a low-power LinBiCMOS™ device that incorporates the drivers and receivers for a 9-pin GeoPort host interface. GeoPort combines hybrid EIA/TIA-422-B and EIA/ TIA-423-B drivers and receivers to transmit data up to four-Mbit/s full duplex. GeoPort is a serial communications standard that is intended to replace the RS-232, AppleTalk, and printer ports all in one connector in addition to providing real-time data transfer capability. The SN75LBC771 provides point-to-point connections between GeoPort-compatible devices with data transmission rates up to 4-Mbit/s full duplex featuring a hot-plug capability. Applications include connection to telephone, ISDN, digital sound and imaging, fax-data modems, and other traditional serial and parallel connections. The GeoPort is backwardly compatible to both LocalTalk and AppleTalk.

DW PACKAGE (TOP VIEW)						
DA1	1	\cup_{2}] GND		
V _{EE} [2	19	۶Ľ	V _{CC}		
NC [3	18	вĽ	DY1		
NC [4	1	7	RY3		
SHDN [5	10	۶Ľ	RB3		
DZ2 [6	1	5	RA2		
DY2 [7	14	٩Ľ	RY2		
GND [8	1;	3	RB1		
DEN [9	1:	2	RA1		
DA2	10) 1	1	RY1		

logic diagram (positive logic)



While the SN75LBC771 is powered off (V_{CC} and $V_{EE} = 0$), the outputs are in a high-impedance state. Also, when the shutdown (SHDN) terminal is high, all outputs go into a high-impedance state. A logic high on the driver enable (\overline{DEN}) terminal places the outputs of the differential driver into a high-impedance state. All drivers and receivers have fail-safe mechanisms that ensure a high output state when the inputs are left open.

The SN75LBC771 is characterized for operation over the 0°C to 70°C temperature range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

GeoPort, LocalTalk, and AppleTalk are trademarks of Apple Computer, Incorporated. LinBICMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SLLS226A - APRIL 1996 - REVISED NOVEMBER 1997

SINGLE-ENDED DRIVER						
INPUT (DA1)	ENABLE (SHDN)	OUTPUT (DY1)				
H L OPEN X X	L L H OPEN	L H L Z Z				

	DIFFERENTIAL DRIVER								
INPUT (DA2)	ENA (SHDN)	BLE (DEN)	OUT (DY2)	-					
H L OPEN X X X X	L L H OPEN X X	L L X X H OPEN	H L Z Z Z	L H L Z Z Z Z					

SINGLED-ENDED RECEIVER							
INPUT (RA2, RA3)	ENABLE (SHDN)	OUTPUT (RY2) (RY3)					
Н	L	н	L				
L	L	L	н				
OPEN	L	н	н				
SHORT [‡]	L	?	?				
Х	н	z	Z				
Х	OPEN	Z	Z				

DIFFERENTIAL RECEIVER						
INPUT (RA1) (RB1)		ENABLE (SHDN)	OUTPUT (RY1)			
Н	L	L	Н			
L	Н	L	L			
OF	PEN	L	Н			
SHC	DRT‡	L	?			
X	Х	н	Z			
Х	Х	OPEN	Z			

[†]H = high level, L = low level, X = irrelevant, ? = indeterminate, Z = high impedance (off) $\pm -0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

FUNCTION TABLES†

Positive supply voltage range, V _{CC} (see Note 1)
Negative supply voltage range, V _{FF} (see Note 1)
Receiver input voltage range (RA, RB)
Receiver differential input voltage range, V _{ID}
Receiver output voltage range (RY)
Driver output voltage range (Power Off) (<u>DY1</u> , DY2, DZ2)
Driver output voltage range (Power On) (DY1, DY2, DZ2)
Driver input voltage range (DA, SHDN, DEN)
Electrostatic Discharge (see Note 2)
(All pins) Class 3, A 6 kV
(All pins) Class 3, B 500 V
Continuous total power dissipation
Operating free-air temperature range, T_A
Storage temperature range, T _{stg}
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds
§ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values are with respect to network ground terminal unless otherwise noted.

2. This rating is per MIL-STD-883C, Method 3015.7.



SLLS226A - APRIL 1996 - REVISED NOVEMBER 1997

DISSIPATION RATING TABLE						
PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING			
DW	1125 mW	9.0 mW/°C	720 mW			

recommended operating conditions

	MIN	NOM	MAX	UNIT
Positive supply voltage, V _{CC}	4.75	5	5.25	V
Negative supply voltage, VEE	-5.25	-5	-4.75	V
High-level input voltage, VIH (DA, SHDN, DEN)	2			V
Low-level input voltage, VIL (DA, SHDN, DEN)			0.8	V
Receiver common-mode input voltage, VIC	-7		7	V
Receiver differential input voltage, VID	-12		12	V
Operating free-air temperature, T _A	0		70	°C

driver electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	MIN	TYP	MAX	UNIT
Val	High-level output voltage		R _L = 12 kΩ		3.6	4.5		V
VOH	High-level output voltage	Single-ended,	R _L = 120 Ω		2	3.6		V
Ve	Low-level output voltage	See Figure 1	RL= 12 kΩ			-4.5	-3.6	V
VOL	Low-level output voltage		RL = 120 Ω			-3.6	-2	V
IVOD	Magnitude of differential outpu V _{DY} – V _{DZ}	it voltage	R _L = 120 Ω,	See Figure 2	4			V
$\Delta V_{OD} $	Change in differential voltage	magnitude					250	mV
Voc	Common-mode output voltage)			-2		2	V
I∆VOC(SS)I	Magnitude of change, common-mode steady-state output voltage		See Figure 3			200	mV	
∆VOC(PP)	Magnitude of change, commo peak-to-peak output voltage	itude of change, common-mode to-peak output voltage				700		mV
ICC	Positive supply current					4	10	mA
IEE	Negative supply current		SHDN = \overline{DEN} = 0 V,	No Load		-2	-5	mA
ICC	Positive supply current			No Load			100	μΑ
IEE	Negative supply current		SHDN = $\overline{\text{DEN}}$ = 5 V,	NO LUAU			-100	μΑ
I _{OZ}	High-impedance output currer	it	$V_{CC} = 0 \text{ or } 5 \text{ V},$	$-10 \le V_O \le 10 \text{ V}$			±100	μΑ
IOS	Short-circuit output current		V _{CC} = 5.25 V, See Note 3	$-5 \text{ V} \le \text{V}_{O} \le 5 \text{ V},$		±170	±450	mA

NOTE 3: Not more than one output should be shorted at one time.



SN75LBC771 GEOPORT[™] TRANSCEIVER

SLLS226A - APRIL 1996 - REVISED NOVEMBER 1997

driver switching characteristics over operating free-air temperature range

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PHL	Propagation delay time, high-to-low level output				42	75	ns
^t PLH	Propagation delay time, low-to-high level output				41	75	ns
t _{PZL}	Driver output enable time to low-level output				25	100	μs
^t PZH	Driver output enable time to high-level output		Single ended,		25	100	μs
^t PLZ	Driver output disable time from low-level output		See Figure 4		28	100	ns
^t PHZ	Driver output disable time from high-level output				37	100	ns
tr	Rise time			10	25	75	ns
t _f	Fall time			10	23	75	ns
^t PHL	Propagation delay time, high-to-low level output				40	75	ns
^t PLH	Propagation delay time, low-to-high level output				42	75	ns
t		SHDN			25	100	μs
^t PZL	Driver output enable time to low-level output	DEN			29	150	ns
t	Driver output enable time to high-level output	SHDN			25	100	μs
^t PZH	Driver output enable time to high-level output	DEN	Differential,		35	150	ns
+	Driver output disable time from low-level output	SHDN	See Figure 5		28	100	ns
^t PLZ	Driver output disable time norm low-level output	DEN			34	100	ns
+	Driver output disable time from high lovel output	SHDN			37	100	ns
^t PHZ	Driver output disable time from high-level output	DEN	1		34	100	ns
tr	t _r Rise time]	10	27	75	ns
t _f	Fall time			10	26	75	ns
^t SK(p)	Pulse skew, tpLH - tpHL					22	ns



SLLS226A - APRIL 1996 - REVISED NOVEMBER 1997

receiver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CO	TEST CONDITIONS			MAX	UNIT
VIT+	Positive-going input threshold voltage					200	mV
VIT-	Negative-going input threshold voltage	See Figure 6		-200			mV
V _{hys}	Differential input voltage hysteresis ($V_{IT+} - V_{IT-}$)				50		mV
VOH	High-level output voltage (see Note 4)	V _{IC} = 0, See Figure 6	$I_{OH} = -2 \text{ mA},$	2	4.5		V
VOL	Low-level output voltage	V _{IC} = 0, See Figure 6	I _{OL} = 2 mA,		0.4	0.8	V
	Chart sins it subs to surrest	VO = 0			-45	-85	mA
los	Short-circuit output current	V _O = 5.25 V			45	85	mA
R _{IN}	Input resistance	$V_{CC} = 0 \text{ or } 5.25 \text{ V},$	$-12~V \leq V_{I} \leq 12~V$	6	30		kΩ

NOTE 4: If the inputs are left unconnected, receivers one and two interpret this as a high-level input and receiver three interprets this as a low-level input so that all outputs are at the high level.

receiver switching characteristics over recommended conditions (unless otherwise noted)

	PARAMETER		TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
^t PHL	Propagation delay time, high-to-low level output					30	75	ns
^t PLH	Propagation delay time, low-to-high level output					30	75	ns
t _r	Rise time		$R_L = 2 k\Omega$, See Figure 6	C _L = 15 pF,		15	30	ns
t _f	Fall time		occ riguic o			15	30	ns
^t SK(P)	Pulse skew tpLH-tpHL						20	ns
t _{PZL}	Receiver output enable time to low-level output					35	100	ns
^t PZH	Receiver output enable time to high-level output]				35	100	ns
^t PLZ	Receiver output disable time from low-level output	Differential				20	100	ns
^t PHZ	Receiver output disable time from high-level output					20	100	ns
tPZL	Receiver output enable time to low-level output		C _L = 50 pF,	See Figure 7		12	25	ns
^t PZH	Receiver output enable time to high-level output	1				12	25	μs
^t PLZ	Receiver output disable time from low-level output	Single-ended				25	100	μs
^t PHZ	Receiver output disable time from high-level output					125	400	ns



SLLS226A - APRIL 1996 - REVISED NOVEMBER 1997

PARAMETER MEASUREMENT INFORMATION



NOTE A: $C_L = 50 \text{ pF}$





Figure 2. Differential Driver DC Parameter Test Circuit



Figure 3. Differential Driver Common-Mode Output Voltage Test Circuit



SLLS226A - APRIL 1996 - REVISED NOVEMBER 1997



PARAMETER MEASUREMENT INFORMATION







SLLS226A - APRIL 1996 - REVISED NOVEMBER 1997





NOTE A: For the input waveform t_r , $t_f < = 10$ ns





NOTE A: For the input waveform t_r , $t_f < = 10$ ns

Figure 6. Receiver Propagation and Transition Times Test Circuit and Waveform



SLLS226A - APRIL 1996 - REVISED NOVEMBER 1997

PARAMETER MEASUREMENT INFORMATION



NOTE A: For the input waveform t_r , $t_f < = 10$ ns





SLLS226A - APRIL 1996 - REVISED NOVEMBER 1997



APPLICATION INFORMATION

[†] USART = universal synchronous asynchronous receiver transmitter

Figure 8. GeoPort 9-Pin DTE Connection Application

generator characteristics

	PARAMETER	TEST	TEST CONDITIONS			423/V.10		562		LINUT
	PARAMETER	IESI C				MIN	MAX	MIN	MAX	UNIT
		Open circuit			25	4	6		13.2	V
VO	Output voltage magnitude	$3 k\Omega \le R_L \le 1$	7 kΩ	5	15	NA		3.7		V
		$R_L = 450 \ \Omega$		NA		3.6		NA		V
los	Short-circuit output current	VO = 0			100		150		60	mA
R(OFF)	Power-off source resistance	$V_{CC} = 0,$	V _O < 2 V	300		NA		300		Ω
lO(OFF)	Power-off output current	$V_{CC} = 0,$	VO < 6 V	NA			±100	NA		μΑ
SR	Output voltage slew rate				30	NA		4	30	V/μs
		±3.3 V to ±3.3	3 V	NA		NA		0.22	2.1	μs
tt	Output transition time	± 3 V to ± 3 V			0.04	NA		NA		ui‡
		10% to 90%		NA			0.3	NA		ui‡
VO(RING)	Output voltage ring			NA			10%		5%	

[‡] ui is the unit interval and is the inverse of the signaling rate (bit time).



SLLS226A - APRIL 1996 - REVISED NOVEMBER 1997

APPLICATION INFORMATION

receiver characteristics

PARAMETER		TEST CONDITIONS	232/V.28		423/V.10		562		UNIT
		TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
$ V_{I} $	Input voltage			25		10		25	V
VIT	Input voltage threshold	V _I < 15 V	-3	3	NA		-3	3	V
	input voltage tilleshold	V _I < 10 V	NA		-0.2	0.2	NA		V
RI	Input resistance	3 V < V _I < 15 V	3	7	NA		3	7	kΩ
	Input resistance	V _I < 10 V	NA		4		NA		kΩ



SLLS226A - APRIL 1996 - REVISED NOVEMBER 1997

MECHANICAL INFORMATION

DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN75LBC771DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75LBC771	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN75LBC771DW	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN75LBC771DW	DW	SOIC	20	25	507	12.83	5080	6.6

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated