Precision Operational Amplifier, 25 μV Offset, Zero-Drift, 36 V Supply, 2 MHz

NCS21911, NCV21911, NCS21912, NCV21912, NCS21914, NCV21914

The NCS2191x family of high precision op amps feature low input offset voltage and near-zero drift over time and temperature. These op amps operate over a wide supply range from 4 V to 36 V with low quiescent current. The rail-to-rail output swings within 10 mV of the rails. The family includes the single channel NCS(V)21911, the dual channel NCS(V)21912, and the quad channel NCS(V)21914 in a variety of packages. All versions are specified for operation from -40° C to $+125^{\circ}$ C. Automotive qualified options are available under the NCV prefix.

Features

- Input Offset Voltage: ±25 µV max
- Zero-Drift Offset Voltage: ±0.085 µV/°C max
- Voltage Noise Density: $22 \text{ nV}/\sqrt{\text{Hz}}$ typical
- Unity Gain Bandwidth: 2 MHz typical
- Supply Voltage: 4 V to 36 V
- Quiescent Current: 570 µA max
- Rail-to-Rail Output
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-free, Halogen free/BFR free and are RoHS compliant

Typical Applications

- Temperature Measurements
- Transducer Applications
- Electronic Scales
- Medical Instrumentation
- Current Sensing
- Automotive



ON Semiconductor®

www.onsemi.com



(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

PIN CONNECTIONS







ORDERING INFORMATION

Channels	Device	Package	Shipping †
Single	NCS21911SN2T1G	SOT23-5 / TSOP-5	3000 / Tape & Reel
Dual	NCS21912DR2G	SOIC-8	2500 / Tape & Reel
	NCS21912DMR2G	MICRO-8	4000 / Tape & Reel
Quad	NCS21914DR2G	SOIC-14	2500 / Tape & Reel
	NCS21914DTBR2G	TSSOP-14	2500 / Tape & Reel
Automotive Qualified			
Channels	Device	Package	Shipping [†]
Single	NCV21911SN2T1G	SOT23-5 / TSOP-5	3000 / Tape & Reel
Dual	NCV21912DR2G	SOIC-8	2500 / Tape & Reel
	NCV21912DMR2G	MICRO-8	4000 / Tape & Reel
Quad	NCV21914DR2G	SOIC-14	2500 / Tape & Reel
	NCV21914DTBR2G	TSSOP-14	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Unit
Supply Voltage (VDD- VSS)	40	V
INPUT AND OUTPUT PINS	· · ·	
Input Voltage (Note 1)	VSS – 0.3 to VDD + 0.3	V
Differential Input Voltage (Note 2)	±17	V
Input Current (Notes 1 and 2)	±10	mA
Output Short Circuit Current (Note 3)	Continuous	mA
TEMPERATURE	· · · · · ·	
Operating Temperature	-40 to +125	°C
Storage Temperature	-65 to +150	°C
Junction Temperature	+150	°C
ESD RATINGS (Note 4)		
Human Body Model (HBM)	3000	V
Charged Device Model (CDM)	2000	V
OTHER RATINGS	· · ·	
Latch-up Current (Note 5)	100	mA
MSL	Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails should be current limited to 10 mA or less.

 The inputs are diode connected with a total input protection of 1.65 kΩ, increasing the absolute maximum differential voltage to ±17 V_{DC}. If the applied differential voltage is expected to exceed this rating, external resistors should be added in series with the inputs to limit the input current to ±10 mA.

 Short-circuit to V_{DD} or V_{SS}. Short circuits to either rail can cause an increase in the junction temperature. The total power dissipation must be limited to prevent the junction temperature from exceeding the 150°C limit.

4. This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per JEDEC standard JS-001-2017 (AEC-Q100-002) ESD Charged Device Model tested per JEDEC standard JS-002-2014 (AEC-Q100-011)

5. Latch-up Current tested per JEDEC standard JESD78E (AEC-Q100-004).

THERMAL INFORMATION (Note 6)

Rating	Symbol	Package	Value	Unit
Thermal Resistance, Junction to Ambient	θ_{JA}	TSOP-5 / SOT23-5	170	°C/W
		Micro8/MSOP8	116	
		SOIC-8	87	
		SOIC-14	59	
		TSSOP-14	78	

 As mounted on an 80x80x1.5 mm FR4 PCB with 2S2P, 2 oz copper, and a 200 mm² heat spreader area. Following JEDEC JESD51-7 guidelines.

OPERATING CONDITIONS

Parameter	Symbol	Range	Unit
Supply Voltage (V _{DD} – V _{SS})	V _S	4 to 36	V
Specified Operating Temperature Range	T _A	-40 to 125	°C
Input Common Mode Voltage Range	V _{CM}	V_{SS} to V_{DD} –1.5	V
Differential Voltage (Note 7)	V _{DIFF}	±17	V

7. The inputs are diode connected with a total input protection of 1.65 kΩ, increasing the absolute maximum differential voltage to ±17 V_{DC}. If the applied differential voltage is expected to exceed this rating, external resistors should be added in series with the inputs to limit the input current to ±10 mA.

ELECTRICAL CHARACTERISTICS $V_S = 4 V$ to 36 V

At $T_A = +25^{\circ}$ C, $R_L = 10 \text{ k}\Omega$ connected to midsupply, $V_{CM} = V_{OUT} =$ midsupply, unless otherwise noted. **Boldface** limits apply over the specified temperature range, $T_A = -40^{\circ}$ C to 125°C, guaranteed by characterization and/or design.

Parameter	Symbol	Conditio	ns	Min	Тур	Max	Unit
INPUT CHARACTERISTICS							
Offset Voltage	V _{OS}				±1	±25	μV
Offset Voltage Drift vs Temp	$\Delta V_{OS} / \Delta T$				±0.02	±0.085	μV/°C
Input Bias Current (Note 8)	I _{IB}				±100	±500	pА
						±3500	pА
Input Offset Current (Note 8)	I _{OS}				±200	±500	pА
						±3500	pА
Common Mode Rejection Ratio	CMRR $V_{SS} \le V_{CM} \le V_{DD} - 1.5 V$	V _S = 36 V	140	150		dB	
		V _{DD} -1.5 V		130			
			V _S = 12 V	130	150		
			(Note 8)	120			
			V _S = 8 V	130	140		
			(Note 8)	120			
			V _S = 4 V	120	130		
				110			
Input Capacitance	C _{IN}	Common N	lode		3		pF
EMI Rejection Ratio	EMIRR	f = 5 GH	Z		100		dB
		f = 400 M	Hz		80		1

Open Loop Voltage Gain	A _{VOL}	V_{SS} + 0.5 V < V_O < V_{DD} – 0.5 V	130	150		dB
			125	135		1
Open Loop Output Impedance	Z _{OUT_OL}	No Load		See Figure 23		Ω
Output Voltage High, Referenced to	V _{OH}	No Load		5	10	mV
Rail		R _L = 10 kΩ		100	210	
				140	250	
Output Voltage Low, Referenced to	V _{OL}	No Load		5	10	mV
Rail		$R_L = 10 \ k\Omega$		100	210	1
				140	250	
Short Circuit Current	I _{SC}	Sinking Current		18		mA
		Sourcing Current		16		1
Capacitive Load Drive	CL			1		nF

DYNAMIC PERFORMANCE

Gain Bandwidth Product	GBW	C _L = 100	pF	2	MHz
Gain Margin	A _M	C _L = 100	pF	13	dB
Phase Margin	φ _M	C _L = 100	pF	55	0
Slew Rate	SR	G = +1		1.6	V/μs
Settling Time	t _S	V _S = 36 V	0.1%	20	μs
			0.01%	45	μs
Overload Recovery Time	t _{OR}	V _S = ±18 V, A _V V _{IN} = ±2.5	y = −10, 5 V	1	μs

8. Guaranteed by characterization and/or design.

ELECTRICAL CHARACTERISTICS $V_S = 4 V$ to 36 V At $T_A = +25^{\circ}C$, $R_L = 10 k\Omega$ connected to midsupply, $V_{CM} = V_{OUT} =$ midsupply, unless otherwise noted. **Boldface** limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to 125°C, guaranteed by characterization and/or design.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
NOISE PERFORMANCE						
Total Harmonic Distortion + Noise	THD+N	$f_{IN} = 1 \text{ kHz}, A_V = 1, V_{OUT} = 1$ Vrms		0.0003		%
Voltage Noise Density	e _N	f = 1 kHz		22		nV/√Hz
Current Noise Density	i _N	f = 1 kHz		100		fA/√Hz
Voltage Noise, Peak-to-Peak	e _{PP}	f = 0.1 Hz to 10 Hz		400		nV _{PP}
Voltage Noise, RMS	e _{rms}	f = 0.1 Hz to 10 Hz		70		nV _{rms}
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	V_{S} = 4 V to 36 V		0.02	0.3	μV/V
			130	154		dB
Quiescent Current	Ι _Q	Per channel	1	475	570	μA
					570	1

GRAPHS

Typical performance at $T_A = 25^{\circ}C$, unless otherwise noted.















APPLICATION INFORMATION

Overview

The NCS21911, NCS21912, and NCS21914 precision op amps provide low offset voltage and zero drift over temperature. With a maximum offset voltage of 25 μ V and input common mode voltage range that includes ground, the NCS21911 series is well–suited for applications where precision is required, such as low side current sensing and interfacing with sensors. The NCS21911 series of amplifiers uses a chopper-stabilized architecture, which provides the advantage of minimizing offset voltage drift over temperature and time. The simplified block diagram is shown in Figure 41. Unlike the classical chopper architecture, the chopper stabilized architecture has two signal paths.



Figure 41. Simplified NCS21911 Block Diagram

In Figure 41, the lower signal path is where the chopper samples the input offset voltage, which is then used to correct the offset at the output. The offset correction occurs at a frequency of 250 kHz. The chopper-stabilized architecture is optimized for best performance at frequencies up to the related Nyquist frequency (1/2 of the)offset correction frequency). As the signal frequency exceeds the Nyquist frequency, 125 kHz, aliasing may occur at the output. This is an inherent limitation of all chopper and chopper-stabilized architectures. Nevertheless, the NCS21911 series op amps have minimal aliasing up to 200 kHz and are less susceptible to aliasing effects when compared to competitor parts from other manufacturers. ON Semiconductor's patented approach utilizes two cascaded, symmetrical, RC notch filters tuned to the chopper frequency and its fifth harmonic to reduce aliasing effects.

The chopper–stabilized architecture also benefits from the feed–forward path, which is shown as the upper signal path of the block diagram in Figure 41. This is the high speed signal path that extends the gain bandwidth up to 2 MHz. Not only does this help retain high frequency components of the input signal, but it also improves the loop gain at low frequencies. This is especially useful for low-side current sensing and sensor interface applications where the signal is low frequency and the differential voltage is relatively small.

Application Circuits

Low-Side Current Sensing

Low-side current sensing is used to monitor the current through a load. This method can be used to detect over-current conditions and is often used in feedback control, as shown in Figure 42. A sense resistor is placed in series with the load to ground. Typically, the value of the sense resistor is less than 100 m Ω to reduce power loss across the resistor. The op amp amplifies the voltage drop across the sense resistor with a gain set by external resistors R1, R2, R3, and R4 (where R1 = R2, R3 = R4). Precision resistors are required for high accuracy, and the gain is set to utilize the full scale of the ADC for the highest resolution.



Figure 42. Low-Side Current Sensing

Differential Amplifier for Bridged Circuits

Sensors to measure strain, pressure, and temperature are often configured in a Wheatstone bridge circuit as shown in Figure 43. In the measurement, the voltage change that is produced is relatively small and needs to be amplified before going into an ADC. Precision amplifiers are recommended in these types of applications due to their high gain, low noise, and low offset voltage.



Figure 43. Wheatstone Bridge Circuit Amplification

EMI Susceptibility and Input Filtering

Op amps have varying amounts of EMI susceptibility. Semiconductor junctions can pick up and rectify EMI signals, creating an EMI-induced voltage offset at the output, adding another component to the total error. Input pins are the most sensitive to EMI. The NCS2191x integrates low-pass filters to decrease its sensitivity to EMI. Figure 39 shows the EMIRR performance.

General Layout Guidelines

To ensure optimum device performance, it is important to follow good PCB design practices. Place 0.1 μ F decoupling

capacitors as close as possible to the supply pins. Keep traces short, utilize a ground plane, choose surface-mount components, and place components as close as possible to the device pins. These techniques will reduce susceptibility to electromagnetic interference (EMI). Thermoelectric effects can create an additional temperature dependent offset voltage at the input pins. To reduce these effects, use metals with low thermoelectric coefficients and prevent temperature gradients from heat sources or cooling fans.





DOCUMENT NUMBER:	98ARB18753C	Electronic versions are uncontrolled except when accessed directly from the Printed versions are uncontrolled except when stamped "CONTROLLED 0			
DESCRIPTION:	TSOP-5		PAGE 1 OF 1		
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the					

onsemí



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED 0	
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2
the right to make changes without furth purpose, nor does onsemi assume ar	er notice to any products herein. onsemi make ny liability arising out of the application or use	LLC dba onsemi or its subsidiaries in the United States and/or other courses no warranty, representation or guarantee regarding the suitability of its proof any product or circuit, and specifically disclaims any and all liability, incle e under its patent rights nor the rights of others.	oducts for any particular

SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 MIRROR 1 8. STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2		

onsem and of isor in are trademarks or semiconductor compension instructions, the do onsem or its subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced stat purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

DUSEM

0.068

0.019

0.344

0.244



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98ASB42565B Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** SOIC-14 NB PAGE 1 OF 2 onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-14 CASE 751A-03 ISSUE L

DATE 03 FEB 2016

STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 9. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 7. ANODE/CATHODE 8. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON ANODE 13. ANODE/CATHODE 14. ANODE/CATHODE	STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2

onsemi and ONSEMI: are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.





DOCUMENT NUMBER:	98ASB14087C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	MICR08		PAGE 1 OF 1		
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

onsemi



DOCUMENT NUMBER:	98ASH70246A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSSOP-14 WB		PAGE 1 OF 1		
onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular					

purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2019

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>