# Dual Output, High Accuracy, Ultra Low Dropout CMOS LDO

The NCP590 is a family of very high precision dual-output CMOS LDOs offered in a 2x2 DFN8 package. Each output is capable of delivering up to 300 mA and is available in voltages from 0.8 V to 5 V.

The set point output voltage is accurate to within  $\pm 0.9\%$  with an operating voltage input up to 5.5 V. With its ultra low dropout characteristics and low quiescent and ground current consumption, the NCP590 is ideal for all battery operated consumer and microprocessor applications. The NCP590 is protected against short circuit and thermal overload conditions.

#### **Features**

- Dual Outputs, Each Supporting up to 300 mA Current
- Available in Output Combinations Ranging from 0.8 V to 5.0 V
- 2.1 V to 5.5 V V<sub>CC</sub> Operating Supply Range
- Ultra-High Accuracy (0.9% max at 100 mA load & 25°C)
- Each Output has a Dedicated Enable Control Pin
- Enable Threshold Supports sub-1 V Systems
- Very Low Drop Out Voltage (50 mV typ @ 100 mA load)
- Low Noise (~20 μV<sub>rms</sub>) without Bypass Capacitor
- Ultra Low Shutdown Current (0.2 μA)
- Low Quiescent and Ground Current (80 100 µA typ.)
- Thermal Shutdown and Current Limit Protection
- Active Output Discharge when Disabled
- No Minimum Output Current Required for Stability
- Requires Cout of only 1.0 μF (any ESR) for Stability
- Stable with Any Type of Capacitor (including MLCC) and Zero Load
- Input Under Voltage Lock Out (UVLO)
- Internally Compensated Regulator for Quick Transient Response

1

- Space-Efficient 2x2 DFN8 Package
- This is a Pb-Free Device

#### **Applications**

- Cellular Phones
- Cameras
- MP3/CD Players, PDA's, Camcorders
- DSP Supplies
- Portable Info-tronics
- PCMCIA Cards
- Networking Systems, DSL/Cable Modems



## ON Semiconductor®

http://onsemi.com




DFN8, 2x2 MN SUFFIX CASE 506AA

#### **MARKING DIAGRAM**



XX = Specific Device Code M = Date Code

#### **PIN CONNECTIONS**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.




Figure 1. Typical Application

#### **PIN FUNCTION**

Pin No.	Symbol	Function		
1	V <sub>in</sub>	Input; Bypass directly at the IC with a 1 μF ceramic capacitor to Ground		
2	EN1	Enable for output regulator 1; raise above 0.95 V to enable V <sub>out1</sub>		
3	EN2	Enable for output regulator 2; raise above 0.95 V to enable V <sub>out2</sub>		
4, 5	NC	NC; Do not make connection to these pins		
6	GND	Ground		
PAD	GND	The thermal pad should be connected to ground for best thermal performance. Float if necessary		
7	V <sub>out2</sub>	Output 2; Bypass to GND with a capacitor, 4.7 $\mu F \ge C \ge 0.7~\mu F$ , any ESR		
8	V <sub>out1</sub>	Output 1; Bypass to GND with a capacitor, 4.7 $\mu F \ge C \ge 0.7 \ \mu F$ , any ESR		




Figure 2. Block Diagram

## ABSOLUTE MAXIMUM RATINGS $T_J = -40^{\circ}C$ to $125^{\circ}C$

Pin Symbol, Paran	Symbol	Condition	Min	Max	Unit	
V <sub>IN</sub> , Input to regulator	Voltage	V <sub>IN</sub>		-0.3	6.0	V
	Current	I <sub>IN</sub>		-	Internally Limited	
V <sub>IN</sub> , Input peak Transient Voltage to	regulator wrt GND	V <sub>IN</sub>			7.0	V
V <sub>OUT1</sub> , V <sub>OUT2</sub> , Regulated Output	Voltage	V <sub>OUT</sub>		-0.3	V <sub>IN</sub> + 0.3 or 6.0 (Note 1)	V
	Current	Гоит		-	Internally Limited	
EN1, EN2, Enable Input		V <sub>EN</sub>		-0.3	V <sub>IN</sub> + 0.3 or 6.0 (Note 1)	V
Junction Temperature		TJ		_	125	°C
Storage Temperature		T <sub>stg</sub>		-50	150	
ESD Capability, Human body model (Note 3)		ESD <sub>HB</sub>		-2	2	kV
ESD Capability, Machine model (Note 3)		ESD <sub>MM</sub>		-200	200	V
V <sub>outx</sub> -V <sub>in</sub> (Note 2)		V <sub>RB</sub>		-	0.3	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- Which ever limit is lower
- 2. Exceeding this value will turn on the body diode of the PMOS driver (reference Figure 2).

## THERMAL RESISTANCE

Parameter		Symbol	Condition	Value	Unit
Junction-to-Ambient 2X2 DFN		$\theta_{\sf JA}$	207.0 sq mm 1 oz Cu	158	°C/W
	1 oz Cu		54.2 sq mm 1 oz Cu	210	
			20.2 sq mm 1 oz Cu	375	
Junction-to-Ambient 2X2 DFN		$\theta_{JA}$	207.0 sq mm 2 oz Cu	133	°C/W
	2 oz Cu		54.2 sq mm 2 oz Cu	184	
			20.2 sq mm 2 oz Cu	330	
Junction-to-Board 2X2 DFN		Psi <sub>JB</sub>		36.4	°C/W
Lead Temperature Soldering, (Note 4)		T <sub>sld</sub>	60 -150 sec above 217	265 pk	°C
Reflow (SMD styles only), lead free			40 sec max at peak		
Moisture Sensitivity Level		MSL		1	

This device series incorporates ESD protection and is tested by the following methods:
 ESD HBM tested per AEC-Q100-002 (EIA/JESD22-A114)
 ESD MM tested per AEC-Q100-003 (EIA/JESD22-A115)
 Per IPC/JEDEC J-STD-020C

 $\textbf{ELECTRICAL CHARACTERISTICS} \quad -40^{\circ}C \leq T_{A} \leq 85^{\circ}C \text{ (Note 5); } V_{IN} = V_{OUT} + 0.5 \text{ V or 2.1 V, whichever is greater (Note 6).}$  $V_{EN1,2}$  = 0.95 V,  $C_{IN}$  =  $C_{OUT1,2}$  = 1.0  $\mu\text{F},$  unless noted otherwise

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Regulators	•					
Input Voltage	V <sub>IN</sub>	** which ever limit is greater	V <sub>out(max)</sub> + 0.5 or 2.1 V**	_	5.5	V
Enable Input Voltage	V <sub>EN</sub>	* which ever limit is lower	0.0	-	V <sub>IN</sub> + 0.3 or 5.5*	V
Voltage Accuracy	V <sub>OUT</sub>	I <sub>OUT</sub> = 100 mA, T <sub>A</sub> = 25°C (Note 11)	-0.9	-	+0.9	%
Voltage Accuracy	V <sub>OUT</sub>	$I_{OUT}$ = 1 mA to 200 mA -40 °C $\leq$ T <sub>A</sub> $\leq$ 85 °C (Notes 9, 11, 12)	-1.9	-	+1.9	%
Overall Voltage Accuracy	V <sub>OUT</sub>	$\begin{array}{l} I_{OUT} = 1 \text{ mA to 200 mA, V}_{IN} = (V_{OUT} \\ +0.5 \text{ V}) \text{ to 5.5 V, 2.1 V}_{INmin}  0^{\circ}\text{C} \leq T_{A} \\ \leq 85^{\circ}\text{C, (Notes 12, 13)} \end{array}$	-2.4	-	+2.4	%
Line Regulation (Note 7)	ΔV <sub>OUT</sub>	I <sub>OUT</sub> = 1.0 mA V <sub>IN</sub> = (V <sub>out</sub> + 0.5 V) to 5.5 V, V <sub>INmin</sub> = 2.1 V	-	±0.05	-	%/V
Load Regulation (Note 7)	$\Delta V_{OUT}$	I <sub>OUT</sub> = 1 mA to 200 mA	-0.012	-0.005	0.012	%/mA
Drop-out Voltage, (Note 8)	$V_{DO}$	I <sub>OUT</sub> = 50 mA	-	23	40	mV
Drop-out Voltage, (Note 8)	$V_{DO}$	I <sub>OUT</sub> = 100 mA	-	52	85	mV
Drop-out Voltage, (Note 8)	$V_{DO}$	I <sub>OUT</sub> = 150 mA	-	80	125	mV
Drop-out Voltage, (Note 8)	V <sub>DO</sub>	I <sub>OUT</sub> = 200 mA	-	110	170	mV
Drop-out Voltage, (Note 8)	$V_{DO}$	I <sub>OUT</sub> = 300 mA	-	165	225	mV
Quiescent Current; $I_{q} = I_{IN} - I_{OUT}$	Iq	$\begin{split} &V_{EN1} = 0.95 \text{ V, } I_{OUT1} = 0 \text{ mA;} \\ &V_{EN2} = 0.4 \text{ V, } I_{OUT2} = 0 \text{ mA} \\ &OR \\ &V_{EN2} = 0.95 \text{ V, } I_{OUT2} = 0 \text{ mA;} \\ &V_{EN1} = 0.4 \text{ V, } I_{OUT1} = 0 \text{ mA} \end{split}$ One Regulator OFF	-	80	125	μΑ
Quiescent Current; I <sub>q</sub> = I <sub>IN</sub> - I <sub>OUT</sub>	Iq	I <sub>OUT1</sub> = I <sub>OUT2</sub> = 0 mA Both Regulators ON	-	115	195	μΑ

<sup>5.</sup> Performance guaranteed over specified operating range by design, guard banded test limits, and/or characterization. Production tested at T<sub>J</sub> = T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

<sup>6.</sup> V<sub>OUT</sub> based on the greater of the two outputs.

Voltage does not the greater of the two outputs.
 Overall accuracy specified over specified operating conditions of line, load, and temperature.
 Drop out voltage V<sub>DO</sub> = V<sub>IN</sub> - V<sub>OUT</sub> measured when the output voltage has dropped 100 mV from the nominal value for V<sub>OUT</sub> > 2.0 V.
 Guaranteed by design, not production tested.
 Regulated and stable output over full load range down to 0 mA load.

<sup>11.</sup>  $V_{IN}$  is set at  $V_{IN}$  = (( $V_{OUT}$  + 0.5 V) + 5.5 V) / 2 or  $V_{IN}$  = ((2.1 V) + 5.5 V) / 2, whichever is greater. 12. Applicable for  $V_{OUT}$  > 1.2 V.

<sup>13.</sup> For all output voltages and -40°C to 85°C overall voltage accuracy is 2.9%.

<sup>14.</sup> Typical disable current is in the nA.

**ELECTRICAL CHARACTERISTICS**  $-40^{\circ}C \le T_{A} \le 85^{\circ}C$  (Note 5);  $V_{IN} = V_{OUT} + 0.5 \text{ V}$  or 2.1 V, whichever is greater (Note 6).  $V_{EN1,2}$  = 0.95 V,  $C_{IN}$  =  $C_{OUT1,2}$  = 1.0  $\mu F_{\rm }$  unless noted otherwise

	Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Regulate	ors						
Ground Current; I <sub>GND</sub> = I <sub>IN</sub> - I <sub>OUT</sub>		I <sub>GND</sub>	$\begin{split} &V_{EN1} = 0.95 \text{ V, } I_{OUT1} = 200 \text{ mA;} \\ &V_{EN2} = 0.4 \text{ V, } I_{OUT2} = 0 \text{ mA} \\ &OR \\ &V_{EN2} = 0.95 \text{ V, } I_{OUT2} = 200 \text{ mA;} \\ &V_{EN1} = 0.4 \text{ V, } I_{OUT1} = 0 \text{ mA} \\ &One \text{ Regulator ON; One Regulator OFF} \end{split}$	-	105	150	μΑ
Ground (I <sub>GND</sub> = I <sub>I</sub>	•	I <sub>GND</sub>	I <sub>OUT1</sub> = I <sub>OUT2</sub> = 200 mA Both Regulators ON	-	175	250	μΑ
Disable (I <sub>DIS</sub> = I <sub>IN</sub>	,	I <sub>DIS</sub>	I <sub>OUT1,2</sub> = 0 mA, V <sub>EN1,2</sub> = 0.4 V Both Regulators OFF	0	(Note 14)	1	μΑ
I <sub>Load</sub>	Load Current (Note 10)	l <sub>out</sub>		0	-	-	mA
	Maximum Output Current	l <sub>out</sub>		300	-	-	mA
Current L	imit, per Regulator (Note 9)	I <sub>SC</sub>	V <sub>OUT</sub> = 0 V	-	750	-	mA
Output Noise Voltage (Note 9)		e <sub>n</sub>	BW = 10 Hz to 100 kHz V <sub>OUT</sub> = 0.8 V V <sub>OUT</sub> = 2.8 V	- -	20 30	- -	μV <sub>RMS</sub>
Thermal	Shutdown (Note 9)	T <sub>jSD</sub>	Junction Temperature	-	155	-	°C
			Hysteresis	-	15	-	
Input und	der voltage lock out	UVLO		-	1.9	2.1	V
UVLO hy	ysteresis	UVLO <sub>hys</sub>		-	0.1	-	V
Power Supply Rejection Ratio (Note 9)		PSRR	I <sub>OUT</sub> = 200 mA 120 Hz 0.8 V output 120 Hz 1.8 V output 120 Hz 2.8 V output	- - -	60 55 50	- - -	dB
Power Supply Rejection Ratio (Note 9)		PSRR	I <sub>OUT</sub> = 200 mA 1 KHz 2.8 V output	-	40	-	dB
Enable C	Control Characteristics				•		•
Maximur	m Input Current at EN Input	I <sub>EN</sub>	V <sub>EN</sub> = 0.0 V	-	0.01	-	μА
			V <sub>EN</sub> = V <sub>IN</sub>	-	0.01	-	
Low Inpu	ut Threshold	V <sub>IL</sub>		-	-	0.4	V
High Input Threshold		V <sub>IH</sub>		0.95	-	-	V
Timing C	Characteristics						
Turn On Time Delay, Both outputs turned on with ENABLE		T <sub>ON</sub>	To 95% ΔV <sub>O</sub> V <sub>IN(MIN)</sub> to 5.5 V	-	375	700	μs
Turn Off Time Delay, Both outputs turned off with ENABLE (Note 9)		T <sub>OFF</sub>	V <sub>IN</sub> = 5.5 V V <sub>OUT</sub> = 5 V, to V <sub>OUT</sub> = 250 mV V <sub>OUT</sub> = 0.8 V, to V <sub>OUT</sub> = 40 mV	- -	215 155	- -	μs μs
Recomm	nended Output Capacitor S	pecifications	<u> </u>				
Output Capacitance (Note 9)		C <sub>OUT</sub>	Capacitance over full temperature range of application. Any ESR	0.7	1.0	4.7	μF

- 5. Performance guaranteed over specified operating range by design, guard banded test limits, and/or characterization. Production tested at  $T_J = T_A = 25^{\circ}$ C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible. 6.  $V_{OUT}$  based on the greater of the two outputs.

- Overall accuracy specified over specified operating conditions of line, load, and temperature.
   Drop out voltage V<sub>DO</sub> = V<sub>IN</sub> V<sub>OUT</sub> measured when the output voltage has dropped 100 mV from the nominal value for V<sub>OUT</sub> > 2.0 V.
- 9. Guaranteed by design, not production tested.
- 10. Regulated and stable output over full load range down to 0 mA load.
- 11.  $V_{IN}$  is set at  $V_{IN}$  = (( $V_{OUT}$  + 0.5 V) + 5.5 V) / 2 or  $V_{IN}$  = ((2.1 V) + 5.5 V) / 2, whichever is greater. 12. Applicable for  $V_{OUT}$  > 1.2 V. 13. For all output voltages and -40°C to 85°C overall voltage accuracy is 2.9%.

- 14. Typical disable current is in the nA.





Figure 3. Measuring Circuit

#### TYPICAL PERFORMANCE CHARACTERISTICS




5.0 V 3.3 V<sub>out</sub> -0.5 OUTPUT DROOP (%) 2.8 V<sub>out</sub> -1.0-1.5 1.5 V<sub>out</sub> -2.0 0.8 V<sub>out</sub> -2.5 -3.0 -3.5 0 100 200 300 LOAD CURRENT (mA)

Figure 4. Current Limit vs. Temperature

Figure 5. Typical Output Voltage Variation vs.

Load Current







Figure 6. Power Supply Rejection Ratio

Figure 7. Cross Channel Rejection vs. Frequency






Figure 8. Output Voltage Change vs. Temperature for 0.8 V<sub>out</sub>

Figure 9. Output Voltage Change vs. Temperature for 5.0 V<sub>out</sub>

#### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 10. Output Voltage Change vs. Temperature for 2.8 V<sub>out</sub>




Figure 12. Load Transient on 2.8 V<sub>out</sub> and Effect on 2.8 V<sub>out</sub> for 200 mA Step




Figure 14. Load Transient on 0.8 V<sub>out</sub> and Effect on 1.5 V<sub>out</sub> for 200 mA Step




Figure 11. 2.8 V<sub>out</sub> vs. Line Transient




Figure 13. Load Transient on 5.0 V<sub>out</sub> and Effect on 3.3 V<sub>out</sub> for 200 mA Step

NCP590 Delay 5.5  $V_{in}$ , EN1 = EN2 =  $V_{in}$  step,  $V_{out1}$  = 3.3 V 1 mA,  $V_{out2}$  = 5.0 V 200 mA




Figure 15. Typical Turn-on Delay for 3.3 V<sub>out</sub> 1 mA, 5.0 V<sub>out</sub> 200 mA Output with Simultaneous V<sub>in</sub> and Enable

#### APPLICATION INFORMATION

#### **Output Regulator**

The output is controlled by a precision trimmed reference and error amplifier. The output has saturation control for regulation while the input voltage is low, preventing over saturation. Current limit and voltage monitors complement the regulator design to give safe operating signals to the processor and control circuits.

Standard linear regulator design circuitry consists of only an active output driver providing current at the regulated voltage with resistors from the regulated output to ground (used in the feedback loop). This provides good turn-on characteristics from the active PFET output driver, but turn-off characteristics are determined by the output capacitor values and impedance of the load in parallel with the internal resistors in the feedback loop. The turn-off time in the situation with high impedance loads will be slow. The NCP590 has active pull-down transistors which turn on during device turn-off creating efficient fast turn-offs independent of loading.

#### **Stability Considerations**

The input capacitor C<sub>in</sub> in Figure 3 is necessary to provide low impedance to the input of the regulator.

The output or compensation capacitor  $C_{outx}$  helps determine three main characteristics of a linear regulator: start-up delay, load transient response and loop stability.

The capacitor value and type should be based on cost, availability, size and temperature constraints. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (-25°C to -40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturer's data sheet usually provides this information.

Stability is guaranteed at values  $C_{OUT} = 0.7 \mu F$  to 4.7  $\mu F$  and any ESR within the operating temperature range.

# Calculating Power Dissipation in a Dual Output Linear Regulator

The maximum power dissipation for a dual output regulator (Figure x) is:

$$P_D = (V_{IN} - V_{OUT1}) \times I_{OUT1} + (V_{IN} - V_{OUT2}) \times I_{OUT2} + V_{IN} \times I_{GND}$$
 (1)

where:

V<sub>IN</sub> is the maximum input voltage,

V<sub>OUT</sub> is the output voltage for each output,

I<sub>OUT</sub> is the output current for each output in the application, and

 $I_{\mbox{\footnotesize GND}}$  is the quiescent or ground current the regulator consumes at  $I_{\mbox{\footnotesize OUT}}$ .

Once the value of  $P_{D(max)}$  is known, the maximum permissible value of  $R_{\theta JA}$  can be calculated:

$$R_{\theta,JA} = (125^{\circ}C - T_A) / P_D$$
 (eq. 1)

The value of  $R_{\theta JA}$  can then be compared with those in the thermal resistance section of the data sheet. Those board areas with  $R_{\theta JA}$ 's less than the calculated value in equation 2 will keep the die temperature below 125°C. In some cases, none of the circuit board areas will be sufficient to dissipate the heat generated by the IC, and an external heat sink will be required. The current flow and voltages are shown in the Measurement Circuit Diagram. A chart showing thermal resistance vs. pcb heat spreader area is shown below.

#### Enable

Enabling the two outputs is controlled by two independent pins, EN1 and EN2. A high (above the high input threshold) on these logic level input pins causes the outputs to turn on.

Normal operation allows for input voltages to these pins to 0.3 V above  $V_{\text{IN}}$ . It is sometimes necessary to interface logic outputs from different operating voltages into these pins. This happens when standard operating system voltages must interface together (i.e., 5 V to 3.3 V systems).

For example, a 5 V control voltage is needed to control the NCP590 operating with  $V_{\rm IN}$  = 3.6 V. The input current into the ENx pin can be kept to safe levels by adding a 100 k resistor in series with the 5 V control drive voltage. This will keep the input voltage in compliance with the maximum ratings and will allow control of the output. Use of this setup will affect turn-on time and will increase the enable current higher than the input current specified in the electrical parameter tables.




Figure 16. Thermal Performance on PCB Heat Spreader

Thermal impedance of the NCP590 DFN8 mounted to a single sided copper plated circuit board.


## **ORDERING INFORMATION\***


Device	Ou	tput Voltage			
Orderable Part Number	Marking Code	V <sub>OUT1</sub>	V <sub>OUT2</sub>	Package	Shipping
NCP590MNVVTAG	VV	3.3	3.3	DFN8 2x2	10,000 / Tape & Reel
NCP590MNPPTAG	PP	2.8	2.8	DFN8 2x2	10,000 / Tape & Reel
NCP590MNDPTAG	DP	1.8	2.8	DFN8 2x2	10,000 / Tape & Reel
NCP590MNOATAG	OA	1.5	2.4	DFN8 2x2	10,000 / Tape & Reel
NCP590MN5DTAG	5D	1.2	1.8	DFN8 2x2	10,000 / Tape & Reel
NCP590MN5ATAG	5A	1.2	1.5	DFN8 2x2	10,000 / Tape & Reel


<sup>\*</sup>Contact factory for additional voltage combinations.

#### PACKAGE DIMENSIONS

DFN8, 2x2 CASE 506AA-01 ISSUE D







#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETERS. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
  COPLANARITY APPLIES TO THE EXPOSED
- PAD AS WELL AS THE TERMINALS.

	MILLIMETERS				
DIM	MIN	MAX			
Α	0.80	1.00			
A1	0.00	0.05			
А3	0.20	REF			
b	0.20 0.30				
D	2.00	BSC			
D2	1.10 1.30				
E	2.00	2.00 BSC			
E2	0.70	0.90			
е	0.50 BSC				
K	0.20				
Ĺ	0.25 0.35				

ON Semiconductor and una are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, as patent rights of the rights of others. SCILLC products are not designed, interflects of authorized to during a during a during responsibility of the scill components in systems interflect for surgical implant into the body, or of the applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada **Fax**: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your loca Sales Representative