

The following document contains information on Cypress products. Although the document is marked with the name "Spansion" and "Fujitsu", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

## **Continuity of Specifications**

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

#### **Continuity of Ordering Part Numbers**

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

#### For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

#### **About Cypress**

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM™ and SRAM, Traveo™ microcontrollers, the industry's only PSoC® programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense® capacitive touch-sensing controllers, and Wireless BLE Bluetooth® Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

# 16-bit Proprietary Microcontroller

**CMOS** 

# F<sup>2</sup>MC-16LX MB90495G Series

# MB90497G/F497G/F498G/V495G

### **■** DESCRIPTION

The MB90495G Series is a general-purpose, high-performance 16-bit microcontroller. It was designed for devices like consumer electronics, which require high-speed, real-time process control. This series features an on-chip full-CAN interface.

In addition to being backwards compatible with the F<sup>2</sup>MC\* family architecture, the instruction set has been expanded to add support for high-level language instructions, expanded addressing mode, and enhanced multiply/ divide and bit processing instructions. A 32-bit accumulator is also provided, making it possible to process long word (32-bit) data.

The MB90495G Series peripheral resources include on chip 8/10-bit A/D converter, UART (SCI) 0/1, 8/16-bit PPG timer, 16-bit I/O timer (16-bit free-run timer, input capture 0, 1, 2, 3 (ICU)), and CAN controller.

\*: F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

#### **■ FEATURES**

- Models that support operating temperature (T<sub>A</sub>) +125 °C
- Clock
  - •Built-in PLL clock multiplier circuit
  - •Choose 1/2 oscillation clock or ×1 to ×4 multiplied oscillation clock (for a 4-MHz oscillation clock, 4 to 16 MHz) machine (PLL) clock

(Continued)

For the information for microcontroller supports, see the following web site.

http://edevice.fujitsu.com/micom/en-support/



### (Continued)

- Select subclock behavior (8.192 kHz)
- •Minimum instruction execution time: 62.5 ns (operating with 4-MHz oscillation clock and × 4 PLL clock)

### • 16-Mbyte CPU memory space

- •24-bit internal addressing
- •External access possible through selection of 8/16-bit bus width (external bus mode)

### Optimum instruction set for controller applications

- •Wealth of data types (Bit, Byte, Word, Long Word)
- •Wealth of addressing modes (23 different modes)
- •Enhanced signed multiply-divide instructions and RETI instruction functions
- •Enhanced high-precision arithmetic employing 32-bit accumulator

### · Instruction set supports high-level programming language (C) and multitasking

- Employs system stack pointer
- •Enhanced indirect instructions with all pointer types
- •Barrel shift instructions

#### Improved execution speed

•4-byte instruction queue

### Powerful interrupt feature

•Powerful 8-level, 34-condition interrupt feature

## · CPU-independent automated data forwarding

•Extended intelligent I/O service feature (EI2OS) : maximum 16 channels

#### • Low-power consumption (Standby) Mode

- •Sleep mode (CPU operation clock stopped)
- •Time-base timer mode (oscillation clock and subclock, time-base timer and watch timer only operational)
- •Watch mode (subclock and watch timer only operational)
- Stop mode (oscillation clock and subclock stopped)
- •CPU intermittent operation mode

#### Process

CMOS technology

#### • I/O Ports

•Generic I/O ports (CMOS output): 49

#### • Timer

•Time-base timer, watch timer, watchdog timer: 1 channel

•8/16-bit PPG timer: four 8-bit channels, or two 16-bit channels

•16-bit reload timer: 2 channels

•16-bit I/O timer

•16-bit free-run timer: 1 channel

•16-bit input capture (ICU): 4 channels

Generates interrupt requests by latching onto the count value of the 16-bit free-run timer with pin input edge detection

- CAN Controller : 1 channel
  - •CAN specifications conform to versions 2.0A and 2.0B
  - •8 on-chip message buffers
  - •Forwarding rate 10 kbps to 1 Mbps (with 16-MHz machine clock)
- UART0 (SCI) /UART1 (SCI) : 2 channels
  - •All with full duplex double buffer
  - •Use clock-asynchronous or clock-synchronous serial forwarding
- DTP/external interrupt : 8 channels
  - •A module for launching extended intelligent I/O service (EI<sup>2</sup>OS) and generating external interrupts through external output
- · Delayed interrupt generation module
  - •Generates interrupt requests for switching tasks
- 8/10-bit A/D converter: 8 channels
  - •Switch between 8-bit and 10-bit resolution
  - •Launch through external trigger input
  - •Conversion time: 6.13 μs (with 16-MHz machine clock, including sampling time)
- Program batch function
  - •2-address pointer ROM correction
- Clock output function

# **■ PRODUCT LINEUP**

Daniel	Part Number	MB90F497G	MB90497G	MB90F498G	MB90V495G		
Parameter	fication						
Feature Classif	lication	Flash ROM Mask ROM		Flash ROM	Product Evaluated		
ROM Size		64 KI		128 Kbytes	C Khi taa		
RAM Size			2 Kbytes	00	6 Kbytes		
Process		LOEDCA (nin nitale	CM		DOAOSO		
Package		LQFP64 (pin pitch	0.65 mm) , QFP64 (	· · · /	PGA256		
Operating Pow			4.5 V to	o 5.5 V			
Emulator powe	er supply*		<del>_</del>		None		
CPU Functions	3	Instruction bit length Instruction length Data bit length Minimum execution	Data bit length : 1 bit, 8-bit, 16-bit  Minimum execution time : 62.5 ns (with 16-MHz machine clock)				
Low-power con (Standby) Mod		Interrupt processing time : minimum 1.5 µs (with 16-MHz machine clock)  Sleep mode/watch mode/time-base timer mode/stop mode / CPU intermittent mode					
I/O Ports		General-purpose I/O ports (CMOS output) : 49					
Time-base time	er	18-bit free-run counter Interrupt interval : 1.024 ms, 4.096 ms, 16.834 ms, 131.072 ms (with 4-MHz oscillation clock)					
Watchdog time	ır	Reset generation intervals : 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (with 4-MHz oscillation clock)					
16-bit	16-bit free-run timer	Number of channels : 1 Interrupts from overflow generation					
I/O Timer	Input capture	Number of channels Maintenance of free es)	s : 4 e-run timer value thro	ugh pin input (rising	, falling or both edg-		
16-bit reload timer		Number of channels : 2 16-bit reload timer operation Count clock interval : 0.25 μs, 0.5 μs, 2.0 μs (with 16-MHz machine clock) External event count enabled					
Watch timer		15-bit free-run counter Interrupt intervals: 31.25 ms, 62.5 ms, 12 ms, 250 ms, 500 ms, 1.0 s, 2.0 s (with 8.192-kHz subclock)					
8/16-bit PPG ti	mer	Number of channels : 2 (two 8-bit channels can be used) Two 8-bit or one 16-bit channel PPG operation possible Free interval, free duty pulse output possible Count clock : 62.5 ns to 1 µs (with 16-MHz machine clock)					

<sup>\*:</sup> The S2 dipswitch setting when using the MB2145-507 emulation baud. For details, see the MB2145-507 hardware manual (2.7 Emulator Power Pin) .



## (Continued)

Part Number Parameter	MB90F497G	MB90497G	MB90F498G	MB90V495G	
Delayed interrupt generation module	Module for delayed interrupt generation switching tasks Used in real-time OS				
DTP/external interrupt circuit	Starting by rising ed	Number of inputs: 8 Starting by rising edge, falling edge, "H" level input, or "L" level input, external interrupts or extended intelligent I/O service (El <sup>2</sup> OS) can be used			
8/10-bit A/D converter	Continuous convers (up to 8 channels of One-shot conversion Continuous conversion	bit or 8-bit .13 μs (with 16-MHz sion of multiple linked an be set) n mode : converts so sion mode : converts	machine clock, included channels possible elected channel only selected channel coed channel coed channel and susp	once ntinuously	
UARTO (SCI)	Clock-asynchronou	forwarding : 62.5 kb s forwarding : 1,202		ion or by master/	
UART1 (SCI)	Number of channels: 1 Clock-synchronous forwarding: 62.5 kbps to 2 Mbps Clock-asynchronous forwarding: 9,615 bps to 500 kbps Transmission can be performed by two-way serial transmission or by master/slave connection				
CAN	Send/receive mess	•	ns 2.0A and 2.0B (with 16-MHz machi	ne clock)	

### ■ PACKAGES AND CORRESPONDING PRODUCTS

Package	MB90F497G	MB90497G	MB90F498G
FPT-64P-M06	0	0	0
FPT-64P-M23	0	0	0

 $\bigcirc$  : available  $\times$  : not available

Note : See "■ PACKAGE DIMENSIONS" for details.


## ■ PRODUCT COMPARISON


### **Memory Size**

When evaluating with evaluation chips and other means, take careful note of the different between the evaluation chip and the chip actually used. Take particular note of the following.

- While the MB90V495G does not feature an on-chip ROM, the dedicated development tool can be used to achieve operation equivalent to a product with built-in ROM. Therefore, the ROM size is configured by the development tool.
- On the MB90V495G, the FF4000H to FFFFFFH image is only visible in the 00 bank, and the FE0000H to FF3FFFH is only visible in the FE and FF banks (configurable on development tool).
- On the MB90F497G/F498G/497G, the FF4000H to FFFFFFH image is visible in the 00 bank, and the FF0000H to FF3FFFH is visible only in the FF bank.

# **■ PIN ASSIGNMENTS**





# ■ PIN DESCRIPTION

Pin	No.					
QFP- 64P *1	LQFP- 64P *2	Pin Name	Circuit Type	Description		
2	4	P61	D	General-purpose I/O port		
	2 1 INT1		U	Functions as external interrupt input pin. Set this to input port.		
2	P62		D	General-purpose I/O port		
3		INT2	U	Functions as external interrupt input pin. Set this to input port.		
		P50 to P57		General-purpose I/O port		
4 to 11	3 to 10	AN0 to AN7	E	Functions as analog input port of A/D converter. This is enabled if analog input configuration is permitted.		
12	11	AVcc	_	Vcc power input pin of A/D converter.		
13	12	AVR	_	Reference voltage (+) input pin for the A/D converter. This voltage must not exceed Vcc and AVcc. Reference voltage (-) is fixed to AVss.		
14	13	AVss	_	Vss power input pin of A/D converter.		
15	1.4	P60	D	General-purpose I/O port		
15	5 14 INT0		U	Functions as external interrupt input pin. Set this to input port.		
16	15	X0A	Α	Low-speed oscillation pin. Perform pull-down processing if not connected to an oscillator.		
17	16	X1A	А	Low-speed oscillation pin. Set to open if not connected to an oscillator.		
18	17	P63	D	General-purpose I/O port		
10	17	INT3	U	Functions as external interrupt input pin. Set this to input port.		
19	18	MD0	С	Input pin for specifying operation mode.		
20	19	RST	В	External reset input pin.		
21	20	MD1	С	Input pin for specifying operation mode.		
22	21	MD2	F	Input pin for specifying operation mode.		
23	22	X0	Α	High-speed oscillation pin.		
24	23	X1	Α	High-speed oscillation pin.		
25	24	Vss	_	Power supply (0 V) input pin.		
26 to	25 to	P00 to P07	D	General-purpose I/O port Only enabled in single-chip mode.		
33 32		AD00 to AD07		I/O pin for the lower 8-bit of the external address data bus. Only enabled during external bus mode.		
		P10 to P13		General-purpose I/O port. Only enabled in single-chip mode.		
34 to 37	33 to 36	IN0 to IN3	D	Functions as trigger input pin for input capture channels ch.0 to ch.3. Set this to input port.		
		AD08 to AD11		I/O pin for upper 4-bit of external address data bus. Only enabled during external bus mode.		

# (Continued)

Pin			<u> </u>			
QFP- 64P *1	LQFP- 64P *2	Pin Name	Circuit Type	Description		
		P14 to P17		General-purpose I/O port. Only enabled in single-chip mode.		
38 to 41	37 to 40	PPG0 to PPG3	D	Functions as output pin of PPG timer 0/1, 2/3. Only valid if output configuration is enabled.		
		AD12 to AD15		I/O pin for upper 4-bit of external address data bus. Only enabled during external bus mode.		
		P20		General-purpose I/O port. When the bits of high address control register (HACR) are set to "1" in external bus mode, these pins function as general purpose I/O ports.		
42	41	TIN0	D	Functions as event input pin of TIN0 reload timer 0. Set this to input port.		
		A16		Output pin of external address bus (A16) . Only valid when the bits of high address control register (HACR) are set to "0" in external bus mode.		
		P21		General-purpose I/O port.  When the bits of high address control register (HACR) are set to "1" in eternal bus mode, these pins function as general purpose I/O ports.		
43	42	ТОТ0		Functions as event output pin of TOT0 reload timer 0. Only valid if output configuration enabled.		
		A17		Output pin of external address bus (A17) . Only valid when the bits of high address control register (HACR) are set to "0" in external bus mode.		
		P22		General-purpose I/O port.  When the bits of high address control register (HACR) are set to "1" in external bus mode, these pins function as general purpose I/O ports.		
44	43	TIN1	D	Functions as event input pin of TIN1 reload timer 1. Set this to input port.		
		A18		Output pin of external address bus (A18) . Only valid when the bits of high address control register (HACR) are set to "0" in external bus mode.		
		P23		General-purpose I/O port. When the bits of high address control register (HACR) are set to "1" in external bus mode, these pins function as general purpose I/O ports.		
45	44	TOT1	D	Functions as event output pin for TOT1 reload timer 1. Only valid if output configuration enabled.		
		A19		Output pin for external address bus (A19) . Only valid when the bits of high address control register (HACR) are set to "0" in external bus mode.		

# (Continued)

Pin No.			0: :				
QFP- 64P *1	LQFP- 64P *2	Pin Name	Circuit Type	Description			
40.	45.	P24 to P27		General-purpose I/O port.  When the bits of high address control register (HACR) are set to "1" in external bus mode, these pins function as general purpose I/O ports.			
46 to 49	45 to 48	INT4 to INT7	D	Functions as external interrupt input pin. Set this to input port.			
		A20 to A23		Output pin for external address bus (A20 to A23) . Only valid when the bits of high address control register (HACR) are set to "0" in external bus mode.			
50	49	Vss	_	Power supply (0 V) input pin.			
		P30		General-purpose I/O port. Only enabled in single-chip mode.			
51	50	SOT0	D	UART0 serial data output pin. Only valid if UART0 serial data output configuration is enabled.			
		ALE		Address latch authorization output pin. Only enabled during external bus mode.			
		P31		General-purpose I/O port. Only enabled in single-chip mode.			
52	51	SCK0	D	UART0 serial clock I/O pin. Only valid if UART0 serial clock I/O configuration is enabled.			
		RD		Lead strobe output pin. Only enabled during external bus mode.			
		P32		General-purpose I/O port.			
53	52	SIN0	D	UART0 serial data input pin. Set this to input port.			
		WRL		Write strobe output pin for lower 8-bit of data bus. Only valid if WRL pin output is enabled, in external bus mode.			
		P33		General-purpose I/O port.			
54	53	WRH	D	Write strobe output pin for upper 8-bit of data bus. Only valid if external bus mode/16-bit bus mode/WRH pin output enabled.			
		P34		General-purpose I/O port.			
55	54	HRQ	D	Hold request input pin. Only valid if hold input is enabled, in external bus mode.			
56 55		P35		General-purpose I/O port.			
		HAK	D	Hold addressing output pin. Only valid if hold input is enabled, in external bus mode.			
57	56	Vcc		Power supply (5 V) input pin.			
58	57	С	_	Capacity pin for power stabilization. Please connect to an approximately 0.1 µF ceramic capacitor.  (Continued)			

# (Continued)

Pin	No.		Cinquit	
QFP- 64P *1	LQFP- 64P *2	Pin Name Circuit Type		Description
		P36		General-purpose I/O port.
59	58	FRCK	D	Functions as an external clock input pin for a FRCK 16-bit free-run timer. Set this to input port.
		RDY		External ready input pin. Only valid if external ready input is enabled, in external bus mode.
		P37		General-purpose I/O port.
60	59	ADTG	D	Functions as A/D converter external trigger input pin. Set this to input port.
		CLK		External clock output pin. Only valid if external clock output is enabled, in external bus mode.
		P40		General-purpose I/O port.
61	60	SIN1	D	UART1 serial data input pin. Set this to input port.
		P41	D	General-purpose I/O port.
62	61	SCK1		UART1 serial clock I/O pin. Only valid if UART1 clock I/O configuration is enabled.
		P42		General-purpose I/O port.
63	62	SOT1	D	UART1 serial data output pin. Only valid if UART1 serial data output configuration is enabled.
		P43		General-purpose I/O port.
64 63		TX	D	CAN transmission output pin. Only valid if output configuration enabled.
		P44		General-purpose I/O port.
1	64	RX	D	CAN reception input pin. Set this to input port.

\*1 : FPT-64P-M06 \*2 : FPT-64P-M23

# ■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	X1 X1A X0 X0A  Standby control signal	<ul> <li>High speed oscillation feedback resistor : 1 MΩ approx.</li> <li>Low speed oscillation feedback resistor : 10 MΩ approx.</li> </ul>
В	R Hysteresis input	<ul> <li>Hysteresis input with pull-up</li> <li>Pull-up Resistor : 50 kΩ approx.</li> </ul>
С	R Hysteresis input	Hysteresis input
D	Vcc P-ch Digital output  N-ch Digital output  N-ch Vss  Hysteresis input  Standby control	CMOS hysteresis input     CMOS level output     Standby control available
E	Vcc P-ch Digital output N-ch Digital output N-ch Standby control Analog input	<ul> <li>CMOS hysteresis input</li> <li>CMOS level output</li> <li>Doubles as analog input pin</li> <li>Standby control available</li> </ul>

Туре	Circuit	Remarks
F	R Hysteresis input	<ul> <li>Hysteresis input with pull-down</li> <li>Pull-down Resistor: 50 kΩ approx. (except Flash device)</li> </ul>

# **■ HANDLING DEVICES**

- Make sure you do not exceed the maximum rated values (in order to prevent latch-up).
  - CMOS IC chips may suffer latch-up if a voltage higher than Vcc or lower than Vss is applied to an input or output pin with other than mid or high current resistance; or voltage exceeding the rating is applied across Vcc and Vss pins.
  - Latch-ups can dramatically increase the power supply current, causing thermal breakdown of the device.

    Make sure that you do not exceed the maximum rated value of your device, in order to prevent a latch-up.
  - When turning the analog power supply on or off, make sure that the analog power voltage (AVcc, AVR) and analog input voltages do not exceed the digital voltage (Vcc).


### • Handling Unused Pins

Leaving unused input/output pins open may cause malfunctions and latch-ups, permanently damaging the device. Prevent this by connecting it to a pull-up or pull-down resistor of no less than  $2 \text{ k}\Omega$ . Leave unused input/output pins open in output mode, or if in input mode, handle them in the same as input pins.

#### Notes on Using External Clock

When using the external clock, drive pin X0 only, and leave pin X1 unconnected. See below for an example of external clock use.

#### Example External Clock Use



#### Notes on Not Using Subclock

If you do not connect pins X0A and X1A to an oscillator, use pull-down handling on the X0A pin, and leave the X1A pin open.

#### Power Supply Pins

- If your product has multiple V<sub>CC</sub> or V<sub>SS</sub> pins, pins of the same potential are internally connected in the device in order to avoid abnormal operation, including latch-up. However, you should make sure to connect the pins' external power and ground lines, in order to lower unneeded emissions, prevent abnormal operation of strobe signals due to a rise in ground levels, and maintain total output current within rated levels.
- Take care to connect the Vcc and Vss pins of MB90495G Series devices to power lines via the lowest possible impedance.
- It is recommended that you connect a bypass capacitor of approximately 0.1  $\mu$ F between Vcc and Vss pins near MB90495G Series device pins.

#### Crystal Oscillator Circuit

- Noise in the vicinity of X0 and X1 pins could cause abnormal operations in MB90495G Series devices. Make sure to provide bypass capacitors via the shortest possible distance from X0 and X1 pins, crystal oscillators (or ceramic resonators), and ground lines. In addition, design your printed circuit boards so as to keep X0 and X1 wiring from crossing other wiring, if at all possible.
- It is strongly recommended that you provide printed circuit board artwork surrounding X0 and X1 pins within a grand area, as this should stabilize operation.

### • A/D Converter Power-up and Analog Input Initiation Sequence

- Make sure to power up the A/D converter and analog input (pins AN0 to AN7) after turning on digital power (Vcc).
- Turn off digital power after turning off the A/D converter power supply and analog inputs. In this case, make sure that the voltage of AVR does not exceed AVcc (it is permissible to turn off analog and digital power simultaneously).

#### Connecting Unused A/D Converter Pins

If you are not using the A/D converter, set unused pins to AVcc = AVR = Vcc, AVss = Vss.

### Notes for Powering Up

Ensure that the voltage step-up time (between 0.2 V and 2.7 V) at power-up is no less than 50  $\mu$ s, in order to prevent malfunction in the built-in step-down circuit.

#### Initialization

The device contains built-in registers which are only initialized by a power-on reset. Cycle the power supply to initialize these registers.


### Stabilizing the Power Supply

Make sure that the  $V_{\rm CC}$  power supply voltage is stable. Even at the rated operating  $V_{\rm CC}$  power supply voltage, large, sudden changes in the voltage could cause malfunctions. As a standard for stable power supply, keep  $V_{\rm CC}$  ripples (peak-to-peak value) at commercial power frequencies (50 Hz / 60 Hz) to no more than 10% of the power supply voltage, and momentary surges caused by switching the power supply and other events to more than 0.1 V/ms.


### • If Output from Ports 0/1 Becomes Undefined

After power is turned on, if the  $\overline{RST}$  pin is set to "H" during step-down circuit stabilization standby (during power-on reset), ports 0 and 1 output will be undefined. If the  $\overline{RST}$  pin is set to "L", ports 0 and 1 will go into a high impedance state. Take careful note of the timing of events outlined in figures 1 and 2.

# • Figure 1 - Timing Chart of Undefined Output from Ports 0/1 (with RST pin set to "H")



• Figure 2 - Timing Chart of High Impedance State for Ports 0/1 (when RST pin is "L")




# • Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected in the microcontroller, it may attempt to continue the operation using the freerunning frequency of the automatic oscillating circuit in the PLL circuitry even if the oscillator is out of place or the clock input is stopped. Performance of this operation, however, cannot be guaranteed.

# • Support for $T_A = +125$ °C

If used exceeding  $T_A = +105$  °C, be sure to contact us for reliability limitations.

# **■ BLOCK DIAGRAM**




#### ■ MEMORY MAP

The memory access modes of the MB90495G Series can be set to single chip mode, internal ROM - external bus mode, and external ROM - external bus mode.

### 1. Memory Allocation of the MB90495G

The MB90495G Series has 24-bit internal address bus and 24-bit external address bus output, enabling it to access up to 16 Mbytes of external access memory. The enable/disable time of the ROM mirror function is shown graphically in the memory map.

## 2. Memory Map



<sup>\*:</sup> Addresses #1 and #3 are product-specific.

000900н

MB90F498G

Note: When the internal ROM is operational, the ROM data in the upper address of bank 00 of the F²MC-16LX is visible in an image. This is called the ROM mirror function, and takes advantage of the small C compiler model. With the F²MC-16LX, the lower 16-bit address of bank FF and the lower 16-bit address of bank 00 are set identical to one another. This allows the ROM-internal table to be referenced without specifying a far pointer. For example, say the address "00C000H" is accessed. In actuality, the "FFC000H" address inside ROM will be accessed. However, as the ROM space in bank FF exceeds 48 Kbytes, the entire space cannot be viewed on bank 00's image. And so, since "FF4000H" to "FFFFFFH" ROM data will be visible on the "004000H" to "00FFFFH" image, save the ROM data table in the "FF4000H" to "FFFFFFH" space.

004000н

FE0000н

# ■ I/O MAP

Address	Register Abbreviation	Register Name	Access	Resource Name	Initial Value
000000н	PDR0	Port 0 data register	R/W	Port 0	XXXXXXXXB
000001н	PDR1	Port 1 data register	R/W	Port 1	XXXXXXXXB
000002н	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXXB
000003н	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXXB
000004н	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXXB
000005н	PDR5	Port 5 data register	R/W	Port 5	XXXXXXXX
000006н	PDR6	Port 6 data register	R/W	Port 6	XXXXXXXX
000007н to 00000Fн		(system-rese	rved area) *		
000010н	DDR0	Port 0 direction register	R/W	Port 0	0 0 0 0 0 0 0 0 <sub>B</sub>
000011н	DDR1	Port 1 direction register	R/W	Port 1	0 0 0 0 0 0 0 0 <sub>B</sub>
000012н	DDR2	Port 2 direction register	R/W	Port 2	0 0 0 0 0 0 0 0 В
000013н	DDR3	Port 3 direction register	R/W	Port 3	0 0 0 0 0 0 0 0 В
000014н	DDR4	Port 4 direction register	R/W	Port 4	XXX 0 0 0 0 0 <sub>B</sub>
000015н	DDR5	Port 5 direction register	R/W	Port 5	0 0 0 0 0 0 0 0 <sub>B</sub>
000016н	DDR6	Port 6 direction register	R/W	Port 6	XXXX 0 0 0 0 <sub>B</sub>
000017н to 00001Ан		(system-rese	rved area) *		
00001Вн	ADER	Analog input enable register	R/W	8/10-bit A/D converter	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
00001Сн to 00001Fн		(system-rese	rved area) *		
000020н	SMR0	Serial mode register 0	R/W		0 0 0 0 0 0 0 0 0
000021н	SCR0	Serial control register 0	R/W		0 0 0 0 0 1 0 0в
000022н	SIDR0/ SODR0	Serial input data register 0/ Serial output data register 0	R/W	UART0	XXXXXXXXB
000023н	SSR0	Serial status register 0	R/W	UARTU	0 0 0 0 1 X 0 0 <sub>B</sub>
000024н	CDCR0	Communication prescaler control register 0	R/W		0 XXX 1 1 1 1в
000025н	SES0	Serial edge selection register 0	R/W		XXXXXXX 0 <sub>B</sub>
000026н	SMR1	Serial mode register 1	R/W		0 0 0 0 0 0 0 0 0в
000027н	SCR1	Serial control register 1	R/W	UART1	0 0 0 0 0 1 0 0в
000028н	SIDR1/ SODR1	Serial input data register 1/ Serial output data register 1	R/W	OAKTI	XXXXXXXXB
•					(Continued)

Address	Register Abbreviation	Register Name	Access	Resource Name	Initial Value				
000029н	SSR1	Serial status register 1	R/W	UART1	00001000в				
00002Ан		(system-reserved area) *							
00002Вн	CDCR1	Communication prescaler control register 1	R/W	UART1	0 XXX 0 0 0 0 <sub>B</sub>				
00002Сн to 00002Fн		(system-reserve	ed area) *						
000030н	ENIR	DTP/external interrupt enable register	R/W		0 0 0 0 0 0 0 0в				
000031н	EIRR	DTP/external interrupt condition register	R/W	DTP/external interrupt	XXXXXXXX				
000032н	ELVR	Detection level configuration register	R/W	interrupt	0 0 0 0 0 0 0 0в				
000033н	LEVIX	Detection level configuration register	R/W		0 0 0 0 0 0 0 0в				
000034н	ADCS	A/D control status register	R/W		0 0 0 0 0 0 0 0в				
000035н	ADCS	A/D control status register	R/W	8/10-bit	0 0 0 0 0 0 0 0в				
000036н	ADCR	A/D data register	R	A/D converter	XXXXXXXXB				
000037н	ADCK	A/D data register	R/W		0 0 1 0 1 XXX <sub>B</sub>				
000038н to 00003Fн		(system-reserve	ed area)*						
000040н	PPGC0	PPG0 operation mode control register	R/W	0/40 1/4	0 X 0 0 0 XX 1в				
000041н	PPGC1	PPG1 operation mode control register	R/W	8/16-bit PPG timer 0/1	0 Х 0 0 0 0 1в				
000042н	PPG01	PPG0/1 count clock selection register	R/W		0 0 0 0 0 0 XX <sub>B</sub>				
000043н		(system-reserve	ed area) *						
000044н	PPGC2	PPG2 operation mode control register	R/W	0/40 1 %	0 X 0 0 0 XX 1в				
000045н	PPGC3	PPG3 operation mode control register	R/W	8/16-bit PPG timer 2/3	0 Х 0 0 0 0 1в				
000046н	PPG23	PPG2/3 count clock selection register	R/W		0 0 0 0 0 0 XXB				
000047н to 00004Fн		(system-reserved area) *							
000050н	IDODO	land and an data an eletan O	Б		XXXXXXXX				
000051н	IPCP0	Input capture data register 0	R		XXXXXXXXB				
000052н	IDOD4				XXXXXXXX				
000053н	IPCP1	Input capture data register 1	R	40.1 11.110	XXXXXXXX				
000054н	ICS01		DAM	16-bit I/O timer	0 0 0 0 0 0 0 0в				
000055н	ICS23	Input capture control status register	R/W		0 0 0 0 0 0 0 0в				
000056н 000057н	TCDT	Timer counter data register	R/W		0 0 0 0 0 0 0 0 0в 0 0 0 0 0 0 0 0 0в				
					(Continued)				

(Continued)

21

TCCS	Address	Register Abbreviation	Register Name	Access	Resource Name	Initial Value		
000059H	000058н	TOOS	Times counter control status register	DAM		0 0 0 0 0 0 0 0в		
D00005BH	000059н	1008	Timer counter control status register	R/VV		0 XXXXXXXB		
00005Бн	00005Ан	IDCDO	lanut conture data register 2	Ъ	4.C hit 1/O time or	XXXXXXXX		
The control status register   The	00005Вн	IPCP2	Input capture data register 2	K	16-bit i/O timer	XXXXXXXX		
00005DH 10 000065H 10 000067H         TMCSR0         (system-reserved area) *         16-bit reload timer 0 XXXX0 00 XXXX0 00 XXXXX XX XXXX XX XX	00005Сн	IDCD2	Innut conture data register 2	Ъ		XXXXXXXX		
TMCSR0	00005Дн	IPCP3	Input capture data register 3	K		XXXXXXXX		
TMCSR0	to		(system-reserv	ed area) *				
000067H   000068H   000069H   000069H   000069H   000069H   000066H   000006EH   000006EH   000006EH   000006EH   000006EH   000006EH   000006EH   0000006EH   00000000000000000000000000000000000	000066н	TMCCDO		R/W	10 hit valaad timas 0	0 0 0 0 0 0 0 0в		
000068H   000069H   TMCSR1	000067н	TWCSRU	Times control atotics as sister	R/W	16-bit reload timer U	XXXX0 0 0 0 <sub>B</sub>		
000069н	000068н	TMCCD4	limer control status register	R/W	1C hit volood times 4	0 0 0 0 0 0 0 0в		
to	000069н	TWCSRT		R/W	16-bit reload timer 1	XXXX0 0 0 0 <sub>B</sub>		
00006FH         ROMM         ROMMIrror function selection register         W         selection module         XXXXXX           000070H         to         (system-reserved area) *         CAN controller         0 0 0 0 0         0           000080H         BVALR         Message buffer valid register         R/W         CAN controller         0 0 0 0 0         0           000082H         TREQR         Send request register         R/W         CAN controller         0 0 0 0 0         0           000083H         (system-reserved area) *         CAN controller         0 0 0 0 0         0         0           000085H         TCR         Send complete register         R/W         CAN controller         0 0 0 0 0         0           000087H         (system-reserved area) *         (system-reserved area) *         CAN controller         0 0 0 0 0         0           000088H         RCR         Reception complete register         R/W         CAN controller         0 0 0 0 0         0           00008BH         (system-reserved area) *         (system-reserved area) *         CAN controller         0 0 0 0 0         0           00008CH         ROVRR         Reception overrun register         R/W         CAN controller         0 0 0 0 0         0         0         0 <td>to</td> <td colspan="7">(system-reserved area) *</td>	to	(system-reserved area) *						
to	00006Fн	ROMM	ROM mirror function selection register	W		XXXXXXX 1 <sub>B</sub>		
(system-reserved area) *           000082H         TREQR         Send request register         R/W         CAN controller         0 0 0 0 0 0           000083H         (system-reserved area) *           000084H         TCANR         Send cancel register         W         CAN controller         0 0 0 0 0           000085H         (system-reserved area) *           000087H         (system-reserved area) *           000088H         RCR         Reception complete register         R/W         CAN controller         0 0 0 0 0           000089H         (system-reserved area) *           00008AH         RRTRR         Reception RTR register         R/W         CAN controller         0 0 0 0 0 0           00008BH         (system-reserved area) *           00008CH         ROVRR         Reception overrun register         R/W         CAN controller         0 0 0 0 0 0	to		(system-reserv	ed area) *	:			
000082н         TREQR         Send request register         R/W         CAN controller         0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000080н	BVALR	Message buffer valid register	R/W	CAN controller	0 0 0 0 0 0 0 0 0		
(system-reserved area) *           000083н         Send cancel register         W         CAN controller         0 0 0 0 0 0           000085н         (system-reserved area) *           000086н         TCR         Send complete register         R/W         CAN controller         0 0 0 0 0 0           000087н         (system-reserved area) *           000088н         RCR         Reception complete register         R/W         CAN controller         0 0 0 0 0 0           000089н         (system-reserved area) *           00008Aн         RRTRR         Reception RTR register         R/W         CAN controller         0 0 0 0 0 0           00008Bн         (system-reserved area) *           00008Cн         ROVRR         Reception overrun register         R/W         CAN controller         0 0 0 0 0 0	000081н		(system-reserv	ed area) *				
000084н         TCANR         Send cancel register         W         CAN controller         0 0 0 0 0 0           000085н         (system-reserved area) *           000086н         TCR         Send complete register         R/W         CAN controller         0 0 0 0 0 0           000087н         (system-reserved area) *           000088н         RCR         Reception complete register         R/W         CAN controller         0 0 0 0 0 0           000089н         (system-reserved area) *           00008Bн         (system-reserved area) *           00008Ch         ROVRR         Reception overrun register         R/W         CAN controller         0 0 0 0 0 0	000082н	TREQR	Send request register	R/W	CAN controller	0 0 0 0 0 0 0 0в		
000085H         (system-reserved area) *           000086H         TCR         Send complete register         R/W         CAN controller         0 0 0 0 0 0           000087H         (system-reserved area) *           000088H         RCR         Reception complete register         R/W         CAN controller         0 0 0 0 0 0           000089H         (system-reserved area) *           00008BH         RRTRR         Reception RTR register         R/W         CAN controller         0 0 0 0 0 0           00008CH         ROVRR         Reception overrun register         R/W         CAN controller         0 0 0 0 0 0	000083н		(system-reserv	ed area) *	:			
000086н         TCR         Send complete register         R/W         CAN controller         0 0 0 0 0 0           000087н         (system-reserved area) *           000088н         RCR         Reception complete register         R/W         CAN controller         0 0 0 0 0 0           000089н         (system-reserved area) *           00008Aн         RRTRR         Reception RTR register         R/W         CAN controller         0 0 0 0 0 0           00008Bн         (system-reserved area) *           00008Cн         ROVRR         Reception overrun register         R/W         CAN controller         0 0 0 0 0 0	000084н	TCANR	Send cancel register	W	CAN controller	0 0 0 0 0 0 0 0 0в		
000087н(system-reserved area) *000088нRCRReception complete registerR/WCAN controller0 0 0 0 0 0000089н(system-reserved area) *00008AнRRTRRReception RTR registerR/WCAN controller0 0 0 0 0 000008Bн(system-reserved area) *00008CнROVRRReception overrun registerR/WCAN controller0 0 0 0 0 0	000085н		(system-reserv	ed area) *	•			
000088н       RCR       Reception complete register       R/W       CAN controller       0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000086н	TCR	Send complete register	R/W	CAN controller	0 0 0 0 0 0 0 0 0в		
000089н         (system-reserved area) *           00008Ан         RRTRR         Reception RTR register         R/W         CAN controller         0 0 0 0 0 0           00008Вн         (system-reserved area) *           00008Сн         ROVRR         Reception overrun register         R/W         CAN controller         0 0 0 0 0 0	000087н		(system-reserv	ed area) *	•			
00008Ан         RRTRR         Reception RTR register         R/W         CAN controller         0 0 0 0 0 0           00008Вн         (system-reserved area) *           00008Сн         ROVRR         Reception overrun register         R/W         CAN controller         0 0 0 0 0 0	000088н	RCR	Reception complete register	R/W	CAN controller	0 0 0 0 0 0 0 0в		
00008Вн (system-reserved area) * 00008Сн ROVRR Reception overrun register R/W CAN controller 0 0 0 0 0 0	000089н	(system-reserved area) *						
00008CH ROVRR Reception overrun register R/W CAN controller 0 0 0 0 0	00008Ан	RRTRR	Reception RTR register	R/W	CAN controller	0 0 0 0 0 0 0 0в		
	00008Вн	(system-reserved area) *						
00008DH (system-reserved area) *	00008Сн	ROVRR	0 0 0 0 0 0 0 0в					
	00008Dн		(system-reserv	ed area) *	•			
00008Eн RIER Reception complete interrupt enable register R/W CAN controller 0 0 0 0 0 0	00008Ен	RIER	· · · · · · · · · · · · · · · · · · ·	R/W	CAN controller	0 0 0 0 0 0 0 0 <sub>B</sub>		

Address	Register Abbreviation	Register Name	Access	Resource Name	Initial Value
00008Fн to 00009Dн		(system-reserv	ed area) *		
00009Ен	PACSR	Address detection control register	R/W	ROM correction function	0 0 0 0 0 0 0 0 0в
00009Fн	DIRR	Delayed interrupt request generate/ cancel register	R/W	Delayed interrupt generation module	XXXXXXX 0 <sub>B</sub>
0000А0н	LPMCR	Low power consumption mode control register	R/W	Low-power consumption modes	0 0 0 1 1 0 0 Ов
0000А1н	CKSCR	Clock selection register	R/W	Clock	1 1 1 1 1 1 0 Ов
0000A2н to 0000A4н		(system-reserv	ed area) *		
0000А5н	ARSR	Auto ready function selection register	W		0 0 1 1 XX 0 Ов
0000А6н	HACR	High address control register	W		0 0 0 0 0 0 0 0 В
0000А7н	ECSR	Bus control signal selection register	W	External access	0 0 0 0 0 0 0 X <sub>B</sub> or 0 0 0 0 1 0 0 X <sub>B</sub>
0000А8н	WDTC	Watchdog timer control register	R/W	Watchdog timer	XXXXX 1 1 1 <sub>B</sub>
0000А9н	TBTC	Time-base timer control register	R/W	Time-base timer	1 XX 0 0 1 0 0 <sub>B</sub>
0000ААн	WTC	Watch timer control register	R/W	Watch timer	1 Х О О 1 О О Ов
0000ABн to 0000ADн		(system-reserv	ed area) *		I
0000АЕн	FMCS	Flash memory control status register	R/W	512-Kbit flash memory	0 0 0 Х 0 0 0 0в
0000АГн		(system-reserv	ed area) *		
0000В0н	ICR00	Interrupt control register 00	R/W		00000111В
0000В1н	ICR01	Interrupt control register 01	R/W		00000111в
0000В2н	ICR02	Interrupt control register 02	R/W		00000111в
0000ВЗн	ICR03	Interrupt control register 03	R/W		00000111в
0000В4н	ICR04	Interrupt control register 04	R/W		00000111в
0000В5н	ICR05	Interrupt control register 05	R/W	Interrupt controller	00000111в
0000В6н	ICR06	Interrupt control register 06	R/W		00000111в
0000В7н	ICR07	Interrupt control register 07	R/W		00000111в
0000В8н	ICR08	Interrupt control register 08	R/W		00000111в
0000В9н	ICR09	Interrupt control register 09	R/W		00000111в
0000ВАн	ICR10	Interrupt control register 10	R/W		00000111в

(Continued)

23

Address	Register Abbreviation	Register Name	Access	Resource Name	Initial Value
0000ВВн	ICR11	Interrupt control register 11	R/W		00000111в
0000ВСн	ICR12	Interrupt control register 12	R/W		00000111в
0000BDн	ICR13	Interrupt control register 13	R/W	Interrupt controller	000001118
0000ВЕн	ICR14	Interrupt control register 14	R/W	interrupt controller	000001118
0000ВFн	ICR15	Interrupt control register 15	R/W		00000111в
0000С0н	101110	Interrupt serial register re	1,7,1		000001115
to 0000FFH		(system-rese	erved area) '	k	
001FF0н		Detection address configuration register 0 (lower)	R/W		XXXXXXXX
001FF1н	PADR0	Detection address configuration register 0 (mid)	R/W		XXXXXXXXB
001FF2н		Detection address configuration register 0 (upper)	R/W	ROM correction	XXXXXXXXB
001FF3н		Detection address configuration register 1 (lower)	R/W	function	XXXXXXXXB
001FF4н	PADR1	Detection address configuration register 1 (mid)	R/W function  R/W  R/W		XXXXXXXXB
001FF5н		Detection address configuration register 1 (upper)	R/W		XXXXXXXX
003900н	TMR0/	16-bit timer register 0/	pper) R/W		XXXXXXXXB
003901н	TMRLR0	16-bit reload register 0	Γ./ ۷ ν	16-bit reload timer 0	XXXXXXXX
003902н	TMR1/	16-bit timer register 1/	R/W	16-bit reload timer 1	XXXXXXXXB
003903н	TMRLR1	16-bit reload register 1	17/ ۷۷	10-bit reload timer 1	XXXXXXXX
003904н to 00390Fн		(system-rese	erved area) *		
003910н	PRLL0	PPG0 reload register L	R/W		XXXXXXXX
003911н	PRLH0	PPG0 reload register H	R/W		XXXXXXXX
003912н	PRLL1	PPG1 reload register L	R/W		XXXXXXXXB
003913н	PRLH1	PPG1 reload register H	R/W	8/16-bit PPG timer	XXXXXXXX
003914н	PRLL2	PPG2 reload register L	R/W	6/10-bit PPG timer	XXXXXXXXB
003915н	PRLH2	PPG2 reload register H	R/W		XXXXXXXXB
003916н	PRLL3	PPG3 reload register L	R/W		XXXXXXXX
003917н	PRLH3	PPG3 reload register H	R/W		XXXXXXXX
003918н to 003BFFн		(system-rese	erved area) '	*	
003С00н to 003С0Fн		RAM (general-	purpose RAI	M)	(Continued

Address	Register Abbreviation	Register Name	Access	Resource Name	Initial Value
003С10н to 003С13н	IDR0	ID register 0	R/W		XXXXXXXXB to XXXXXXXXB
003С14н to 003С17н	IDR1	ID register 1	R/W		XXXXXXXXB to XXXXXXXXB
003С18н to 003С1Вн	IDR2	ID register 2	R/W		XXXXXXXXB to XXXXXXXXB
003С1Сн to 003С1Fн	IDR3	ID register 3	R/W		XXXXXXXXB to XXXXXXXXB
003С20н to 003С23н	IDR4	ID register 4	R/W		XXXXXXXXB to XXXXXXXXB
003С24н to 003С27н	IDR5	ID register 5	R/W		XXXXXXXXB to XXXXXXXXB
003C28н to 003C2Вн	IDR6	ID register 6	R/W		XXXXXXXXB to XXXXXXXXB
003С2Сн to 003С2Fн	IDR7	ID register 7	R/W	CAN controller	XXXXXXXXB to XXXXXXXXB
003С30н, 003С31н	DLCR0	DLC register 0	R/W		XXXXXXXXB XXXXXXXXB
003С32н, 003С33н	DLCR1	DLC register 1	R/W		XXXXXXXXB XXXXXXXXB
003С34н, 003С35н	DLCR2	DLC register 2	R/W		XXXXXXXXB XXXXXXXXB
003С36н, 003С37н	DLCR3	DLC register 3	R/W		XXXXXXXXB XXXXXXXXB
003С38н, 003С39н	DLCR4	DLC register 4	R/W		XXXXXXXXB XXXXXXXXB
003СЗАн, 003СЗВн	DLCR5	DLC register 5	R/W		XXXXXXXXB XXXXXXXXB
003С3Сн, 003С3Dн	DLCR6	DLC register 6	R/W		XXXXXXXB XXXXXXXB
003С3Ен, 003С3Fн	DLCR7	DLC register 7	R/W		XXXXXXXXB XXXXXXXXB
003С40н to 003С47н	DTR0	Data register 0	R/W		XXXXXXXXB to XXXXXXXXB

Address	Register Abbreviation	Register Name	Access	Resource Name	Initial Value
003С48н to 003С4Fн	DTR1	Data register 1	R/W		XXXXXXXXB to XXXXXXXXB
003С50н to 003С57н	DTR2	Data register 2	R/W		XXXXXXXXB to XXXXXXXXB
003С58н to 003С5Fн	DTR3	Data register 3	R/W		XXXXXXXXB to XXXXXXXXB
003С60н to 003С67н	DTR4	Data register 4	R/W	CAN controller	XXXXXXXXB to XXXXXXXXB
003С68н to 003С6Fн	DTR5	Data register 5	R/W		XXXXXXXXB to XXXXXXXXB
003С70н to 003С77н	DTR6	Data register 6	R/W		XXXXXXXXB to XXXXXXXXB
003С78н to 003С7Fн	DTR7	Data register 7	R/W		XXXXXXXXB to XXXXXXXXB
003С80н to 003СFFн		(system-reserv	ved area) *		
003D00н, 003D01н	CSR	Control status register	R/W	CAN controller	0 XXXX 0 0 1в 0 0 XXX 0 0 Ов
003D02н	LEIR	Display last event register	R/W		0 0 0 XX 0 0 0 <sub>B</sub>
003D03н		(system-reserv	ved area) *		
003D04н, 003D05н	RTEC	Receive/transmit error counter	R		0 0 0 0 0 0 0 0 0в 0 0 0 0 0 0 0 0 В
003D06н, 003D07н	BTR	Bit timing register	R/W	CAN controller	1 1 1 1 1 1 1 1 1 В X 1 1 1 1 1 1 1 В
003D08н	IDER	IDE register	R/W		XXXXXXXXB
003D09н		(system-reserv	ved area) *		
003D0Ан	TRTRR	Transmit RTR register	R/W	CAN controller	0 0 0 0 0 0 0 0 0в
003D0Вн		(system-reserv	ved area) *		
003D0Сн	RFWTR	Remote frame reception standby register	R/W	CAN controller	XXXXXXXXB
003D0Dн		(system-reserv	ved area) *		
003D0Ен	TIER	Transmit complete interrupt enable register	R/W	CAN controller	0 0 0 0 0 0 0 0 0 <sub>B</sub>
					(Continued)

# (Continued)

Address	Register Abbreviation	Register Name	Access	Resource Name	Initial Value
003D0Fн		(system-reserv	ed area) *		
003D10н, 003D11н	AMSR	Acceptance mask selection register	R/W	CAN controller	XXXXXXXXB XXXXXXXXB
003D12н, 003D13н		(system-reserv	ed area) *		
003D14н to 003D17н	AMR0	Acceptance mask register 0			XXXXXXXXB to XXXXXXXXB
003D18н to 003D1Вн	AMR1	Acceptance mask register 1	R/W	CAN controller	XXXXXXXXB to XXXXXXXXB
003D1Сн to 003FFFн		(system-reserv	ved area) *		

# Explanation of reset values

- 0: The reset value of this bit is 0.
- 1: The reset value of this bit is 1.
- X : The reset value of this bit is undefined.
- \*: System-reserved area contains system-internal addresses, and cannot be used.

# ■ INTERRUPT CONDITIONS AND INTERRUPT VECTOR/REGISTER

Interrupt Condition	El <sup>2</sup> OS	Int	terrupt	Vector	Interru	upt Register	Priority
Interrupt Condition	Compatible	Nun	nber	Address	ICR	Address	*3
Reset	×	#08	08н	FFFFDC⊢	_	_	Highest
INT 9 instruction	×	#09	09н	FFFFD8 <sub>H</sub>	_	_	<b>↑</b>
Exception processing	×	#10	0Ан	FFFFD4 <sub>H</sub>		_	
Can controller reception complete (RX)	×	#11	0Вн	FFFFD0 <sub>H</sub>			
Can controller reception complete (TX) / Node status transition (NS)	×	#12	0Сн	FFFFCCH	ICR00	0000В0н (*1)	
Reserved	×	#13	0Дн	FFFFC8 <sub>H</sub>	ICR01	0000В1н	
Reserved	×	#14	0Ен	FFFFC4 <sub>H</sub>	ICKUI	UUUUD IH	
External interrupt (INT0/INT1)	Δ	#15	0Fн	FFFFC0 <sub>H</sub>	ICR02	0000B2н (*1)	
Time-base timer	×	#16	10н	FFFFBCH	ICR02	0000BZH( ')	
16-bit reload timer 0	Δ	#17	11н	FFFFB8 <sub>H</sub>	ICDO2	0000D2(*1)	
8/10-bit A/D converter	Δ	#18	12н	FFFFB4 <sub>H</sub>	ICR03	0000ВЗн (*1)	
16-bit free-run timer overflow	Δ	#19	13н	FFFFB0 <sub>H</sub>	ICR04	0000В4н (*1)	
External interrupt (INT2/INT3)	Δ	#20	14н	FFFFACH	ICR04	0000B4H( ')	
Reserved	×	#21	15н	FFFFA8 <sub>H</sub>	ICDOE	0000В5н (*²)	1
PPG timer ch.0, ch.1 underflow	×	#22	16н	FFFFA4 <sub>H</sub>	ICR05	5 0000ВЗН ( -)	
Input capture 0 load	Δ	#23	17н	FFFFA0 <sub>H</sub>	ICDOC	0000DC (*1)	
External interrupt (INT4/INT5)	Δ	#24	18н	FFFF9C <sub>H</sub>	ICR06	0000В6н (*1)	
Input capture 1 load	Δ	#25	19н	FFFF98 <sub>H</sub>	ICR07	0000В7н (*1)	
PPG timer ch.2, ch.3 underflow	×	#26	1Ан	FFFF94 <sub>H</sub>	ICKUI	0000D7H( ')	
External interrupt (INT6/INT7)	Δ	#27	1Вн	FFFF90 <sub>H</sub>	ICR08	0000000(*1)	
Watch timer	Δ	#28	1Сн	FFFF8C <sub>H</sub>	ICRU6	0000В8н (*1)	
Reserved	×	#29	1Dн	FFFF88 <sub>H</sub>			
Input capture 2 load Input capture 3 load	×	#30	1Ен	FFFF84 <sub>H</sub>	ICR09	0000В9н (*1)	
Reserved	×	#31	1Fн	FFFF80 <sub>H</sub>	ICD40	0000DA (*1)	1
Reserved	×	#32	20н	FFFF7C <sub>H</sub>	ICR10	0000BAн (*1)	
Reserved	×	#33	21н	FFFF78 <sub>H</sub>	ICD44	0000BBн (*1)	
Reserved	×	#34	22н	FFFF74 <sub>H</sub>	ICR11	0000BBH (**)	
Reserved	×	#35	23н	FFFF70 <sub>H</sub>	ICD40	0000PC: /*1\	1
16-bit reload timer 1	0	#36	24н	FFFF6C <sub>H</sub>	ICR12	0000BC <sub>н</sub> (*1)	
UART1 reception complete	0	#37	25н	FFFF68 <sub>H</sub>	ICD40	000000 (*1)	1
UART1 transmission complete	Δ	#38	26н	FFFF64 <sub>H</sub>	ICR13	0000BDн (*1)	

Interrupt Condition	El <sup>2</sup> OS	Interrupt Vector			Interru	Priority	
interrupt Condition	Compatible	Number		Address	ICR	Address	*3
UART0 reception complete	0	#39	27н	FFFF60 <sub>H</sub>	ICR14	0000BEн (*1)	
UART0 transmission complete	Δ	#40	28н	FFFF5C <sub>H</sub>	ICK 14	0000BEH( ')	
Flash memory	×	#41	29н	FFFF58 <sub>H</sub>	ICR15	0000BFн (*1)	$\downarrow$
Delayed interrupt generation module	×	#42	2Ан	FFFF54 <sub>H</sub>	ICKIS	OUOUBEH( ')	Lowest

- : Available
- × : Not available
- ⊚ : Available, El²OS halt function supplied
- △ : Available for interrupt conditions not shared by ICR
- \*1 : The interrupt level is the same for peripheral devices sharing the ICR register.
  - Peripheral devices that share the ICR register and use the extended intelligent I/O service only utilize one set.
  - If one side of a peripheral device sharing the ICR register is set to extended intelligent I/O service, the other side cannot use interrupts.
- \*2 : Only the 16-bit reload timer is compatible with El<sup>2</sup>OS. Since PPG does not support El<sup>2</sup>OS, if you use El<sup>2</sup>OS with the 16-bit reload timer, prohibit interrupts by PPG.
- \*3 : Priority if two or more interrupts with the same level are generated simultaneously.

### **■ PERIPHERAL RESOURCES**

#### 1. I/O Port

#### (1) Overview


General-purpose (parallel) I/O ports can be used as the I/O ports. The MB90495G Series has 7 ports (49) . Each port doubles as a peripheral device I/O pin.

#### • I/O Port Features

I/O ports output data to I/O pins and load signals input to them, by means of the port data register (PDR) . Additionally, the port direction register (DDR) sets the I/O direction of the I/O pins at the bit level. Below is a description of each pin's function, and the peripheral device that shares it.

- Port 0 : general-purpose I/O port/doubles as external address data bus pin
- Port 1 : general-purpose I/O port/doubles as PPG timer output, input capture input, and external address data bus pin
- Port 2 : general-purpose I/O port/doubles as reload timer I/O, external interrupt input pin, and external address bus pin
- Port 3: general-purpose I/O port/doubles as UART0 I/O, free-run timer, and A/D converter startup trigger pin
- Port 4: general-purpose I/O port/doubles as UART1 I/O, and CAN controller transmit/receive pin
- Port 5 : general-purpose I/O port/doubles as analog input pin
- Port 6: general-purpose I/O port/doubles as external interrupt input pin

## • Pin Block Diagram for Port 0 (single chip mode)




## • Port 0 register (single chip mode)

- The port 0 register contains the port 0 data register (PDR0) and the port 0 direction register (DDR0) .
- The bits making up the register are in a one-to-one relation to the port 0 pin.

### Compatibility between port 0 register and pin

Port Name		Related register bit and corresponding pin									
Port 0	PDR0, DDR0	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0		
	Corresponding pin	P07	P06	P05	P04	P03	P02	P01	P00		

# • Block Diagram for Pins of Ports 1, 2, 3 and 4 (single-chip mode)



- Port 1 register (single-chip mode)
- The port1 register contains the port 1 data register (PDR1) and the port 1 direction register (DDR1) .
- The bits making up the register are in a one-to-one relationship with the port 1 pins.

## Port 1 Register and Corresponding Pins

Port Name		Related register bit and corresponding pin									
Port 1	PDR1, DDR1	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0		
	Corresponding pin	P17	P16	P15	P14	P13	P12	P11	P10		

### • Port 2 register

- The port2 register contains the port 2 data register (PDR2), the port 2 direction register (DDR2) and the high address control register (HACR).
- The high address control register (HACR) enables or disables the output of external addresses (A16 to A23). When the register enables the output of the external addresses, the port can not be used as a peripheral device and a general-purpose I/O port.
- The bits making up the register are in a one-to-one relationship with the port 2 pins.

### **Port 2 Register and Corresponding Pins**

Port Name		Related register bit and corresponding pin									
Port 2	PDR2, DDR2, HACR	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0		
	Corresponding pin	P27	P26	P25	P24	P23	P22	P21	P20		

### • Port 3 register

- The port3 register contains the port 3 data register (PDR3) and the port 3 direction register (DDR3) .
- The bus control signal selection register (ECSR) enables or disables the input and output of external bus control signals (WRL / WRH, HRQ / HAK, RDY, CLK). When the register enables the input and output of the external bus control signals, the port can not be used as a peripheral device and a general-purpose I/O port.
- The bits making up the register are in a one-to-one relationship with the port 3 pins.

#### Port 3 Register and Corresponding Pins

Port Name	Related register bit and corresponding pin									
	PDR3, DDR3	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
Port 3	ECSR	CKE	RYE	Н	DE	WI	RE	_	_	
	Corresponding pin	P37	P36	P35	P34	P33	P32	P31	P30	


#### Port 4 register

- The port4 register contains the port 4 data register (PDR4) and the port 4 direction register (DDR4) .
- The bits making up the register are in a one-to-one relationship with the port 4 pins.

### **Port 4 Register and Corresponding Pins**

Port Name		Related register bit and corresponding pin								
Port 4	PDR4, DDR4	_	_	_	bit4	bit3	bit2	bit1	bit0	
	Corresponding pin	_		_	P44	P43	P42	P41	P40	

# • Block Diagram of Port 5 Pins




### • Port 5 register

- The port 5 register contains the port 5 data register (PDR5) , the port 5 direction register (DDR5) and the analog input enable register (ADER) .
- The analog data enable register (ADER) enables or disables the input of analog signals by the analog input pin.
- The bits making up the register are in a one-to-one correspondence with the pins of port 5.

## **Port 5 Register and Corresponding Pins**

Port Name	Related register bit and corresponding pin									
	PDR5, DDR5	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
Port 5	ADER	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0	
	Corresponding pin	P57	P56	P55	P54	P53	P52	P51	P50	

# • Block Diagram of Port 6 Pins



## • Port 6 register

- The port 6 register contains the port 6 data register (PDR6) and the port 6 direction register (DDR6) .
- The bits making up the register are in a one-to-one relationship with the port 6 pins.

# Port 6 Register and Corresponding Pins

Port Name	Related register bit and corresponding pin								
Port 6	PDR6, DDR6	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	Corresponding pin	_		_	_	P63	P62	P61	P60

#### 2. Time-base Timer

The time-base timer is an 18-bit free-run counter (time-base counter) for counting up in synchronization with the main clock (1/2 main oscillation clock).

- Four interval times are available, and interrupt requests can be generated for each interval time.
- The time-base timer also has a function for supplying timers for oscillation stabilize standby time and operating clocks for peripheral devices.

#### Interval timer feature

- When the time-base timer counter reaches the interval set by the interval time selection bits (TBTC: TBC1, TBC0), it generates an overflow (TBTC: TBOF = 1) and interrupt request.
- If the interrupts due to overflow generation are enabled (TBTC : TBIE = 1), when an overflow is generated (TBTC : TBOF = 1), an interrupt is generated.
- Select from the following 4 time-base timer intervals :


#### Time-base timer interval times

Count Clock	Interval Time	
	212/HCLK (approx. 1.0 ms)	
2/HCLK (0.5	2 <sup>14</sup> /HCLK (approx. 4.1 ms)	
2/HCLK (0.5 μs)	2 <sup>16</sup> /HCLK (approx. 16.4 ms)	
	219/HCLK (approx. 131.1 ms)	

**HCLK**: oscillation clock

The number in parentheses ( ) for 4-MHz oscillation clock operation

#### Time-base Timer Block Diagram



See below for the actual interrupt request number of the time-base timer :

Interrupt request number: #16 (10H)

36

### 3. Watchdog Timer

The watchdog timer is a 2-bit timer used as a count clock for the timer-based or watch timer.

If the counter is not cleared within the interval time, it resets the CPU.

### • Watchdog Timer Function

- The watchdog timer is a timer counter used to deal with runaway programs. Once the watchdog timer is launched, it is necessary to keep clearing its counter within the specified interval. If the specified interval passes without the watchdog timer counter being cleared, the CPU will be reset. This feature is called the watchdog timer.
- The watchdog timer interval traces back to the clock interval input as the count clock. A watchdog reset is generated for the smallest to largest times.
- The clock source output destination is set by the watchdog clock selection bit of the watch timer control register (WTC: WDCS).
- The watchdog timer interval is set time-base timer output selection bit/watch timer output selection bit of the watchdog timer control register (WDTC: WT1, WT0).

### **Watchdog Timer Intervals**


Minimum	Maximum	Clock Interval	Minimum	Maximum	Clock Interval
Approx. 3.58 ms	Approx. 4.61 ms	2 <sup>14</sup> ± 2 <sup>11</sup> / HCLK	Approx. 0.457 s	Approx. 0.576 s	2 <sup>12</sup> ± 2 <sup>9</sup> / SCLK
Approx. 14.33 ms	Approx. 18.3 ms	2 <sup>16</sup> ± 2 <sup>13</sup> / HCLK	Approx. 3.584 s	Approx. 4.608 s	2 <sup>15</sup> ± 2 <sup>12</sup> / SCLK
Approx. 57.23 ms	Approx. 73.73 ms	2 <sup>18</sup> ± 2 <sup>15</sup> / HCLK	Approx. 7.168 s	Approx. 9.216 s	2 <sup>16</sup> ± 2 <sup>13</sup> / SCLK
Approx. 458.75 ms	Approx. 589.82 ms	2 <sup>21</sup> ± 2 <sup>18</sup> / HCLK	Approx. 14.336 s	Approx. 18.432 s	2 <sup>17</sup> ± 2 <sup>14</sup> / SCLK

HCLK: oscillation clock (4 MHz); SCLK: Subclock (8.192 kHz)

Notes: • If the count clock of the watchdog timer is set to time-base timer output (overflow signal), then clearing the time-base timer could make it take longer to reset the watchdog.

• If you are using a subclock as the machine clock, make sure to select watch timer output by setting the watchdog timer clock source selection bit (WDCS) of the watch timer control register (WTC) to 0.

# • Watchdog Timer Block Diagram



#### 4. 16-bit I/O Timer

The 16-bit I/O timer is a complex module comprising one 16-bit free-run timer, and two input capture units (4 input pins). Clock interval input signals and pulse widths can be measured based on the 16-bit free-run timer.

### • 16-bit I/O Timer Configuration

The 16-bit I/O timer is made up of the following modules:

- One 16-bit free-run timer
- Two input capture units (each unit having 2 input pins)
- 16-bit I/O Timer Function

#### (1) 16-bit free-run timer function

The 16-bit free-run timer consists of a 16-bit up counter, a time counter control status register, and prescaler. The 16-bit up counter counts up in synchronization with a fraction of the machine clock.


- The count clock can be set to one of eight fractions of the machine clock. The external clock signals input to the 16-bit free-run timer clock input pin (FRCK) can be used as the count clock.
- Interrupts can be generated in response to counter value overflows.
- Interrupts launch the extended intelligent I/O service (EI2OS).
- The count value of the 16-bit free-run timer can be cleared to "0000H" by either a reset, or software clear via the timer count clear bit (TCCS: CLR).
- The count value of the 16-bit free-run timer is output to the input capture, and used as the base time for capture operation.

#### (2) Input Capture Function

When the input capture detects that an external signal edge has been input to an input pin, it stores the count value of the 16-bit free-run timer in the input capture data register, for the point at which the edge was detected. The input capture consists of an input capture register corresponding to four I/O pins, an input capture control status register, and an edge detection circuit.

- When an edge is detected, either rising, falling, or both can be selected.
- An interrupt request can be generated to the CPU when an input signal edge is detected.
- Interrupts launch the extended intelligent I/O service (EI<sup>2</sup>OS).
- Since the input capture has four pairs of input pins and input capture data registers, it can measure up to 4 phenomena.


#### • Block Diagram of 16-bit I/O Timer



16-bit free-run timer: The counter value of the 16-bit free-run timer is used as the base time of the input capture.

Input capture: Input capture detects rising, falling and both edges for external signals input to input pins, and stores the counter value of the 16-bit free-run timer. Interrupts can be generated in response to input signal edge detection.

## • Block Diagram of 16-bit Free-run Timer



φ : Machine clock

OF: overflow

Note: The 16-bit I/O timer contains one 16-bit free-run timer.

The interrupt request number of the 16-bit free-run timer is as follows:

Interrupt request number: 19 (13H)

Prescaler: Takes a fraction of the machine clock, and supplies a count clock to the 16-bit up-counter. One of four machine clock fractions can be selected by setting the timer counter control status register (TCCS).


#### Timer Counter Register (TCDT):

This is a 16-bit up-counter. It is possible to read the current counter value of the 16-bit free-run timer by reading this counter. The counter can be set to an arbitrary value by writing to it while stopped.

### Timer Counter Control Status Register (TCCS):

TCCS selects the divide ratio of a machine clock, executes software clear of counter values. and enables or disables counter operation. Also TCCS confirms and clears an overflow generation flag, and enables or disables interruption.

### • Input Capture Block Diagram



### 5. 16-bit Reload Timer

The functions of the 16-bit reload timer are as follows:

- Choose one of three internal clocks or an external event clock as the count clock.
- Choose a software or external launch trigger.
- An interrupt can be sent to the CPU in response to an underflow generated by the 16-bit timer register. Interrupts can be used to utilize the timer as an interval timer.
- When an underflow is generated by the 16-bit timer register (TMR), select one-shot mode, where TMR counter
  operation is halted, or reload mode, where the 16-bit reload register value is reloaded, and TMR count operation
  continues.
- Supports extended intelligent I/O service (EI2OS) .
- The MB90495G Series features two on-chip 16-bit reload timer channels.


### • 16-bit Reload Timer Operation Mode

Count Clock	Launch Trigger	Operation in Case of Underflow
Internal clock mode	Software trigger External trigger	One-shot mode Reload mode
Event count mode	Software trigger	One-shot mode Reload mode

#### Internal Clock Mode

- Set the count clock selection bits of the timer control status register (TMCSR : CSL1, CSL0) to "00<sub>B</sub>", "01<sub>B</sub>" or "10<sub>B</sub>" to set the 16-bit reload timer to internal clock mode.
- In internal clock mode, the timer counts down in synchronization with the internal clock.
- Set the count clock selection bits of the timer control status register (TMCSR : CSL1, CSL0) to select one of three count clock intervals.
- Select software-triggered or externally triggered (edge detection) launch.

# • 16-bit Reload Timer Block Diagram



#### 6. Watch Timer

The watch timer is a 15-bit free-run counter that counts up in synchronization with the subclock.

- Eight different intervals can be selected, and interrupt requests generated for each interval time.
- Supplies a timer for subclock oscillation stabilization standby, and an operational clock for the watchdog timer.
- The subclock is always the count clock, regardless of the clock selection register (CKSCR) setting.

#### • Interval timer feature

- When the interval time set by the interval time selection bits (WTC: WTC2 to WTC0) is reached, the clock timer generates an overflow in the bits corresponding to the interval time of the watch timer counter, and sets the overflow flag bit (WTC: WTOF = 1).
- Interrupts arising from overflows are enabled (WTC : WTIE = 1), an interrupt request is generated when the overflow flag bit is set (WTC : WTOF = 1).
- Select from one of the following 8 watch timer intervals :


#### **Clock Timer Interval Times**

Subclock Frequency	Interval Time		
1/SCLK (122 μs)	28/SCLK (31.25 ms)		
	29/SCLK (62.5 ms)		
	210/SCLK (125 ms)		
	2 <sup>11</sup> /SCLK (250 ms) 2 <sup>12</sup> /SCLK (500 ms)		
	214/SCLK (2.0 s)		
	2 <sup>15</sup> /SCLK (4.0 s)		

SCLK: Subclock frequency

Figures in parentheses () are a sample calculation with the subclock running at 8.192 kHz.

## • Watch Timer Block Diagram



Notes: The actual interrupt request number generated by the watch timer is as follows:

Interrupt request number: #28 (1CH)

Watch timer counter: 15-bit up counter using the subclock (SCLK) as its count clock.

Counter clear circuit: This circuit clears the watch timer counter.

#### 7. 8/16-Bit PPG

The 8/16-bit PPG timer is a 2-channel reload timer module (PPG0, PPG1) capable of arbitrary synchronization and pulse output of duty ratio. Combining the 2 channel module can yield the following behavior:

- 8-bit PPG output, 2-channel independent operation mode
- 16-bit PPG output operation mode
- 8 + 8-bit PPG output operation mode


The MB90495G Series features two on-chip, 8/16-bit PPG timers. This section describes the functions of PPG0/1. PPG2/3 has the same functions as PPG0/1.

### • 8/16-bit PPG Timer Functions

The 8/16-bit PPG timer is made up of four 8-bit reload registers (PRLH0/PRLL0, PRLH1/PRLL1), and two PPG down counters (PCNT0, PCNT1).

- Since you can set each output pulse to "H" or "L" width independently, the interval and duty ratio of each pulse can be set to an arbitrary value.
- Select one of 6 internal clocks as the count clock.
- Interrupt requests can be generated for each interval time, allowing the timer to be used as an interval timer.
- The use of an external circuit allows the timer to be used as a D/A converter.

## • Block Diagram of 8/16-Bit PPG Timer 0




Reserved: Reserved bit

**HCLK** : Oscillation clock frequency : Machine clock frequency

: Interrupt output from 8/16-bit PPG timer 0 is merged with interrupt request output from PPG

timer 1 into a single interrupt via an OR circuit.

## • Block Diagram of 8/16-Bit PPG Timer1



### 8. Delayed Interrupt Generation Module

The delayed interrupt generation module generates interrupts for switching tasks.

This module can be used to generate hardware interrupts from the software.


### • Overview of the Delayed Interrupt Generation Module

Use the delayed interrupt generation module to generate or cancel hardware interrupts from the software.

#### Overview of the Delayed Interrupt Generation Module

	Functions and Control
Interrupt Condition	When the R0 bit of the delayed interrupt request generation/cancel register is set to 1 (DIRR: $R0 = 1$ ): Generate interrupt request When the R0 bit of the delayed interrupt request generation/cancel register is set to 0 (DIRR: $R0 = 0$ ): Cancel interrupt request
Interrupt number	#42 (2A <sub>H</sub> )
Interrupt control	There is no enable setting from the register
Interrupt flag	Stored in bit DIRR : R0
El <sup>2</sup> OS	Does not support extended intelligent I/O service

### • Delayed Interrupt/Generation Module Block Diagram



—: Undefined

Interrupt request latch: This latch stores the delayed interrupt request generation/cancel register setting (generates/cancels delayed interrupt requests).

Delayed interrupt request generation/cancel register (DIRR) :

Generates or cancels delayed interrupt requests.

#### • Interrupt number

Below is the interrupt number used by the delayed interrupt generation module.

Interrupt number: #42 (2AH)

### 9. DTP/External Interrupts

The DTP/external interrupt transmits interrupt requests or data transfer requests generated by peripheral devices to the CPU, generates external interrupt request, and starts the extended intelligent I/O service (EI<sup>2</sup>OS).

### • DTP/External Interrupt Functions

Outputs interrupt requests from external peripheral devices to the CPU using the same procedure as for peripheral functions, and generates external interrupts, or starts the extended intelligent I/O service (EI2OS).


If the interrupt control register is configured to prohibit the extended intelligent I/O service (EI<sup>2</sup>OS) (ICR : ISE = 0), then the external interrupt feature becomes valid, and the process branches into interrupt processing.

If the El<sup>2</sup>OS is enabled (ICR : ISE = 1), then the DTP function becomes valid, and the El<sup>2</sup>OS automatically transmits data, and after transmitting data a specified number of times, branches into interrupt processing.

### **Overview of DTP/External Interrupts**

	External interrupt	DTP functions		
Input pins	8 (INT0 to INT7)			
Interrupt condition	Each pin sets individually in the detection le	evel configuration register (ELVR)		
Interrupt condition	"H" / "L" level/rising edge/falling edge input "H" / "L" level input			
Interrupt numbers	#15 (0F <sub>H</sub> ) , #20 (14 <sub>H</sub> ) , #24 (18 <sub>H</sub> ) , #27 (1B <sub>H</sub> )			
Interrupt control	The DTP/external interrupt enable register (ENIR) enables or prohibits interrupt request output			
Interrupt flag	Interrupt conditions stored by DTP/external interrupt condition register (EIRR)			
Process selection	Set El <sup>2</sup> OS to be prohibited (ICR : ISE = 0)	Set El <sup>2</sup> OS to be enabled (ICR : ISE = 1)		
Processing	Branch to external interrupt process	After the El <sup>2</sup> OS conducts automatic data forwarding the specified number of times, branches to interrupt processing.		

## • DTP/External Interrupt Block Diagram



#### 10. 8/10-bit A/D Converter

The 8/10-bit A/D converter converts analog voltage to 8 or 10-bit digital values, by means of RC successive approximation conversion.

- The input signal can be selected from an 8-channel analog input pin set.
- Select a software trigger, internal timer output, or external trigger as the start trigger.

#### • Functions of the 8/10-bit A/D Converter

Converts analog voltage (input voltage) input to the analog input pins to 8-bit or 10-bit digital values. (A/D conversion)


The 8/10-bit A/D converter has the following features:

- Single-channel A/D conversion time is a minimum of 6.12 μs, including sampling time.\*
- Single-channel sampling time is a minimum of 2.0 μs.\*
- RC-type successive approximation with sampling and hold circuits is used for conversion.
- Select 8 or 10-bit resolution.
- Analog input pins can use up to 8 channels.
- A/D conversion results are stored in the A/D data register, allowing them to be used to generate interrupts.
- Interrupt requests launch the El<sup>2</sup>OS. Use the El<sup>2</sup>OS to prevent dropped data even with continuous A/D conversion.
- Select software, internal timer output, or external trigger (falling edge) as the start trigger.
- \*: With machine clock operating at 16 MHz

### Conversion Modes of the 8/10-bit A/D Converter

Conversion Mode	Description
Single conversion mode	Conducts A/D conversion for each channel in turn, from the start channel to the end channel. When A/D conversion of the end channel is completed, the A/D conversion function halts.
Continuous conversion mode	Conducts A/D conversion for each channel in turn, from the start channel to the end channel. When A/D conversion of the end channel is completed, the function returns to the start channel and continues A/D conversion.
Stop conversion mode	Suspends each channel and conducts A/D conversion, one at a time. When A/D conversion of the end channel is completed, the function returns to the start channel and repeats the A/D conversion and channel stop.

# • 8/10-bit A/D Converter Block Diagram



### 11. UART0/1

The UART is a general-purpose serial data communications interface for synchronous or asynchronous communication with external devices.


- The UART has a clock-synchronous/clock-asynchronous two-way communications feature .
- Also supplies a master/slave communications feature (multi-processor mode) . (It can be used only master side.)
- Interrupts can be generated upon send complete, receive complete, or reception error detection.
- Supports extended intelligent I/O service (EI2OS) .

### • UART0/1 Functions


	Functions
Data Buffer	Full-duplex double buffer
Transfer mode	Clock-synchronous (no start, stop, or parity bit)     Clock-asynchronous (start-stop synchronization)
Baud Rate	<ul> <li>Select from 8 dedicated baud rate generators</li> <li>External clock input possible</li> <li>Clock supplied from internal timer (16-bit reload timer) available</li> </ul>
Data length	7-bit (asynchronous normal mode only)     8-bit
Signal method	Non Return to Zero (NRZ)
Reception Error Detection	<ul> <li>Framing error</li> <li>Overrun error</li> <li>Parity error (not available in operation mode 1 (multi processor mode) )</li> </ul>
Interrupt Requests	<ul> <li>Receive interrupt (reception complete, reception error detected)</li> <li>Send interrupt (send complete)</li> <li>Both send and receive support extended intelligent I/O service (EI<sup>2</sup>OS)</li> </ul>
Master/Slave Communications Function (In multiprocessor mode)	1-to-n (master to slave) communication available (can only be used as master)

Note: During clock-synchronous forwarding, just the data is forwarded, with no stop or start bit appended.

## • UART0 Block Diagram



## • UART1 Block Diagram



#### 12. CAN Controller

CAN (Controller Area Network) is a serial communications protocol conforming to CAN version 2.0 A and B. Sending and receiving is available in standard and extended frame format.


### • Can Controller Features

- The CAN controller format conforms to CAN versions 2.0 A and B.
- Sending and receiving is available in standard and extended frame format.
- Supports automatic data frame formatting through remote frame reception.
- Baud rate: 10 kbps to 1 Mbps. When using at 1 Mbps, the machine clock must be operated at 8 MHz or more.

#### **Data Transmission Baud Rates**

Machine clock	Baud rate (Max)	
16 MHz	1 Mbps	
12 MHz	1 Mbps	
8 MHz	1 Mbps	
4 MHz	500 kbps	
2 MHz	250 kbps	

- Supplies 8 send/receive message buffers.
- Sending and receiving available in standard frame format (ID 11-bit), and extended frame format (ID 29-bit).
- Message data can be set to 0 to 8 bytes.
- Possible to configure a multi-level message buffer.
- The CAN controller has two built-in acceptance masks, each of which can be set to a different mask for reception message IDs.
- The two acceptance masks can receive in standard or extended frame format.
- Configure four types of partial masks with full-bit compare, full-bit mask, and acceptance mask register 0/1.




#### 13. ROM Correction Function

In the case that the address of the instruction after the one that a program is currently processing matches the address configured in the detection address configuration register, the program forces the next instruction to be processed into an INT9 instruction, and branches to the interrupt process program. Since processing can be conducted using INT9 interrupts, programs can be repaired using batch processing.

#### Overview of the ROM Correction Function

- The address of the instruction after the one that a program is currently processing is always stored in an
  address latch via the internal data bus. ROM correction constantly compares the address stored in the address
  latch with the one configured in the detection address configuration register. If the two compared addresses
  match, the CPU forcibly changes this instruction into an INT9 instruction, and executes an interrupt processing
  program.
- There are two detection address configuration registers: PADR0 and PADR1. Each register provides an
  interrupt enable bit. This allows you to individually configure each register to enable/prohibit the generation of
  interrupts when the address stored in the address latch matches the one configured in the detection address
  configuration register.

# • ROM Correction Block Diagram




- · Address latch
  - Stores value of address output to internal data bus.
- Address detection control register (PACSR)
   Set this register to enable/prohibit interrupt output when an address match is detected.
- Detection address configuration register (PADR0, PADR1)
   Configure an address with which to compare the address latch value.


### 14. ROM Mirror Function Selection Module

The ROM mirror function selection module configures ROM-internal data arrayed inside bank FF to be readable by accessing bank 00.

• ROM Mirror Function Selection Module Block Diagram



Accessing Bank FF through ROM Mirror Function



### 15. 512-K/1-M bit Flash Memory

#### Overview

There are three methods available for writing/deleting data to/from flash memory:

- 1. Parallel writer
- 2. Serial dedicated writer
- 3. Program runtime write/delete

### Overview of 512-K/1-M bit flash memory

512-Kbit flash memory is arrayed in bank FF<sub>H</sub> on the CPU memory map, 1-Mbit flash memory is arrayed in bank FE<sub>H</sub> to FF<sub>H</sub> on the CPU memory map. The flash memory interface circuit provides read and program access from the CPU.

Since instructions from the CPU are carried out via the flash memory interface circuit, flash memory can be overwritten at the implementation level. This allows you to efficiently improve programs and data.

#### • Features of 512-K/1-M bit Flash Memory

- 512-Kbit flash memory : 64 KWords × 8-bit/32 KWords × 16-bit (16-Kbyte + 8-Kbyte + 8-Kbyte + 32-Kbyte) sector architecture
- 1-Mbit flash memory : 128 KWords × 8-bit/64 KWords × 16-bit (16-Kbyte + 8-Kbyte + 8-Kbyte + 32-Kbyte + 64-Kbyte) sector architecture
- Auto program algorithm (Embedded Algorithm : same as MBM29LV200)
- On-chip delete suspend/delete resume functions
- Data polling, write/delete completion detection through toggle bit
- Write/delete completion detection from CPU overwrite
- Sector-specific deletion available (sectors can be combined as desired)
- Write/delete iterations (minimum): 10,000

Notes: There is no function to read the manufacture or device code.

These codes also cannot be accessed through commands.

#### • Flash memory write/delete

- It is not possible to simultaneously write to and read from flash memory.
- When writing to or deleting from flash memory, first copy the program residing in flash memory into RAM, then execute the program copied into RAM. This will allow you to write to flash memory.

### • List of Flash Memory Registers and Reset Values

Flash memory control status register (FMCS)

bit 7 6 5 4 3 2 1 0
0 0 0 X 0 0 0

× : Undefined

### • Sector Architecture of 512-K/1-M bit Flash memory

• Sector architecture

512-Kbit flash memory: When accessing from the CPU, SA0 to SA3 are arrayed in the Bank FF register.

1-Mbit flash memory: When accessing from the CPU, SA0 is arrayed in the Bank FE register, SA1 to SA4

are arrayed in the Bank FF register.

# Sector Architecture of 512-K/1-M bit Flash Memory

512-Kbit Flash Memory	CPU Addresses	Writer Address*
SA0 (32 Kbytes)	FF0000H	70000н
(== 1) ,	FF7FFFH	77FFFн
SA1 (8 Kbytes)	FF8000H	78000н
	FF9FFFH	79FFFн
SA2 (8 Kbytes)	FFA000H	7А000н
	FFBFFFH	7BFFFH
SA3 (16 Kbytes)	FFC000H	7С000н
SAS (10 Abytes)	FFFFFFH	7FFFFH

1-Mbit Flash Memory	CPU Addresses	Writer Address*
SA0 (64 Kbytes)	FE0000H	60000н
OAU (04 Rbytes)	FEFFFFH	6FFFFH
CA4 (20 Khi taa)	FF0000H	70000н
SA1 (32 Kbytes)	FF7FFFH	77FFFн
	FF8000H	78000н
SA2 (8 Kbytes)	FF9FFFH	79FFFн
	FFA000H	7А000н
SA3 (8 Kbytes)	FFBFFFH	7ВҒҒН
	FFC000H	7С000н
SA4 (16 Kbytes)	FFFFFFH	7FFFFH

<sup>\*:</sup> If a parallel write is writing data to Flash memory, the write address corresponds to the CPU address. If a general-purpose writer is used to write/delete, this address is written to/over.

### **■ ELECTRICAL CHARACTERISTICS**

### 1. Absolute Maximum Ratings

(Vss = AVss = 0 V)

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max	Unit	Remarks
	Vcc	Vss - 0.3	Vss + 6.0	V	
Power supply voltage	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc *1
	AVR	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVR *1
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V	*2
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	*2
Maximum clamp current	<b>I</b> CLAMP	- 2.0	+ 2.0	mA	*6
Total maximum clamp current	Σ  ICLAMP	_	20	mA	*6
"L" level maximum output current	lol	_	15	mA	*3
"L" level average output current	lolav	_	4	mA	*4
"L" level maximum total output current	ΣΙοι	_	100	mA	
"L" level average total output current	$\Sigma$ lolav	_	50	mA	*5
"H" level maximum output current	Іон	_	-15	mA	*3
"H" level average output current	Іонаv	_	-4	mA	*4
"H" level maximum total output current	ΣІон	_	-100	mA	
"H" level average total output current	ΣΙομαν	_	-50	mA	*5
Power consumption	Po		315	mW	
Operating temperature	т.	-40	+105	°C	
	TA	-40	+125	°C	*7
Storage temperature	T <sub>stg</sub>	-55	+150	°C	

<sup>\*1 :</sup> AVcc and AVR shall never exceed Vcc. Also, AVR shall never exceed AVcc.

- \*6 : Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P44, P50 to P57, P60 to P63
  - Use within recommended operating conditions.
  - Use at DC voltage (current)
  - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.

(Continued)

<sup>\*2 :</sup> V<sub>I</sub> and V<sub>O</sub> shall never exceed V<sub>CC</sub> + 0.3 V. However, if the maximum current to/from an input is limited by some means with external components, the I<sub>CLAMP</sub> rating supersedes the V<sub>I</sub> rating.


<sup>\*3 :</sup> The rating for the maximum output current is the peak value of one of the corresponding pins.

<sup>\*4:</sup> The standard for computing average output current is the average current output from one of the corresponding pins over a period of 100 ms (the average value is taken by multiplying operating current by operational rate).

<sup>\*5 :</sup> The standard for computing average total output current is the average current output from all of the corresponding pins over a period of 100 ms (the average value is taken by multiplying operating current by operational rate) .

### (Continued)

- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits:



\*7 : If used exceeding  $T_A = +105$  °C, be sure to contact us for reliability limitations.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

# 2. Recommended Operating Conditions


(Vss = AVss = 0.0 V)

Parameter	Symbol	Value			Unit	Remarks	
Faranietei	Symbol	Min	Тур	Max	Oilit	Remarks	
Power supply voltage	Vcc, AVcc	4.5	5.0	5.5	V	During normal operation, T <sub>A</sub> = -40 °C to +105 °C	
		4.75	5.0	5.25	V	During normal operation, +105 °C < T <sub>A</sub> ≤ +125 °C	
		3.0	_	5.5	V	Maintaining stop operation state	
Smoothing capacitor	Cs	0.022	0.1	1.0	μF	*1	
Operating temperature	TA	-40		+105	°C		
Operating temperature		-40	_	+125	°C	*2	

<sup>\*1:</sup> Use a ceramic capacitor, or one with approximately the same frequency characteristics. The bypass capacitor of the Vcc pin should have a greater capacity than Cs.

See the figure below for details about connecting a smooth capacitor to the Cs.

\*2 : If used exceeding  $T_A = +105$  °C, be sure to contact us for reliability limitations.



# WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

# 3. DC Characteristics

(Vcc = 5.0 V  $\pm$  5%, Vss = AVss = 0.0 V, TA = -40 °C to +125 °C) (Vcc = 5.0 V  $\pm$  10%, Vss = AVss = 0.0 V, TA = -40 °C to +105 °C)

Devenue	Sym-	D'. N.	0 1111	Value				Dament -	
Parameter	bol	Pin Name	Condition	Min	Тур	Max	Unit	Remarks	
"H" level	V <sub>IHS</sub> CMOS hysteresis input pin		_	0.8 Vcc	_	Vcc + 0.3	V		
voltage VIHI		MD input pin		Vcc - 0.3	_	Vcc + 0.3	V		
"L" level VILS		CMOS hysteresis input pin	_	Vss - 0.3	_	0.2 Vcc	V		
voltage	VILM	MD input pin	_	Vss - 0.3	_	Vss + 0.3	V		
"H" level	Vон	All output	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -4.0 \text{ mA}$	Vcc - 0.5	_	_	V	T <sub>A</sub> = -40 °C to +105 °C	
output voltage		piris	Vcc = 4.75 V	Vcc - 0.5	_		V	+105 °C < T <sub>A</sub> ≤ +125 °C	
"L" level	Vol	All output	Vcc = 4.5  V, $IoL = 4.0  mA$	_	_	0.4	V	$T_A = -40  ^{\circ}\text{C} \text{ to } +105  ^{\circ}\text{C}$	
output voltage		pins	Vcc = 4.75 V	_	_	0.4	V	+105 °C < T <sub>A</sub> ≤ +125 °C	
Input leakage	IιL	All output pins	Vcc = 5.5 V, Vss < Vı < Vcc	-5	_	+ 5	μΑ	T <sub>A</sub> = -40 °C to +105 °C	
current	IIL		Vcc = 5.25 V, Vss < Vı < Vcc	-5		+ 5	μΑ	+105 °C < T <sub>A</sub> ≤ +125 °C	
			Vcc = 5.0 V Internal 16-MHz operation, Normal mode	_	30	40	mA	MB90497G MB90F497G MB90F498G	
Power supply current*	Icc	Voc	Vcc = 5.0 V Internal 16-MHz operation, Flash memory write mode		45	50	mA	MB90F497G MB90F498G	
		Vcc	Vcc = 5.0 V Internal 16-MHz operation, Flash memory delete mode	_	45	50	mA	MB90F497G MB90F498G	
	Iccs		Vcc = 5.0 V Internal 16-MHz operation, Sleep mode	_	11	18	mA	MB90497G MB90F497G MB90F498G	

(Continued)

(Continued)

(Vcc =  $5.0 \text{ V} \pm 5\%$ , Vss = AVss = 0.0 V, T<sub>A</sub> = -40 °C to +125 °C) (Vcc =  $5.0 \text{ V} \pm 10\%$ , Vss = AVss = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)

Parameter	Sym-	Pin Name	Condition		Value	Unit	Remarks	
Parameter	bol	Pili Naille	Condition	Min	Тур	Max	Offic	Remarks
	Істѕ	Vcc = 5.0 V Internal 2-MHz operation, Timer mode		_	0.6	1.2	mA	MB90497G MB90F497G MB90F498G
			Vcc = 5.0 V		30	50	μΑ	MB90497G
Power	Iccl		Internal 8-kHz operation, Subclock operation mode $T_A = +25  ^{\circ}\text{C}$	_	300	500	μА	MB90F497G MB90F498G
supply current*	Iccls	Vcc	$V_{CC} = 5.0 \text{ V}$ Internal 8-kHz operation, Subclock sleep mode $T_A = +25 \text{ °C}$	_	10	30	μА	MB90497G MB90F497G MB90F498G
	Ісст		$V_{CC} = 5.0 \text{ V}$ Internal 8-kHz operation, Clock mode $T_A = +25 ^{\circ}\text{C}$	_	8	25	μА	MB90497G MB90F497G MB90F498G
Power supply current*	Іссн	Vcc	Vcc = 5.0 V Stop mode, T <sub>A</sub> = +25 °C	_	5	20	μА	MB90497G MB90F497G MB90F498G
Input Capacity	Cin	Otherthan AVcc, AVss, AVR, C, Vcc, or Vss	_	_	5	15	pF	
Pull up Resistor	Rup	RST	_	25	50	100	kΩ	
Pull down Resistor	RDOWN	MD2	_	25	50	100	kΩ	


<sup>\*:</sup> This is when using the external clock as the power supply current test condition.

# 4. AC Characteristics

# (1) Clock Timing


(Vcc = 5.0 V 
$$\pm$$
 5%, Vss = AVss = 0.0 V, Ta = -40 °C to +125 °C) (Vcc = 5.0 V  $\pm$  10%, Vss = AVss = 0.0 V, Ta = -40 °C to +105 °C)

Parameter	Symbol	Pin Name	Value			Unit	Remarks
Parameter	Syllibol	Pili Naille	Min	Тур	Max	Offic	Remarks
Clock frequency	fc	X0, X1	3	_	16	MHz	
Clock frequency	fcL	X0A, X1A	_	32.768	_	kHz	
Clock Cycle Time	<b>t</b> HCYL	X0, X1	62.5	_	333	ns	
Clock Cycle Time	<b>t</b> LCYL	X0A, X1A	_	30.5	_	μs	
Input clock pulse width	Pwh, PwL	X0	10		_	ns	Duty ratio should be around 30 % to 70 %
	Pwlh, Pwll	X0A	_	15.2	_	μs	
Input clock rising/falling time	tcr, tcf	X0	_	_	5	ns	When external clock used
Internal operation clock	<b>f</b> cp	_	1.5		16	MHz	When oscillation circuit used
frequency	fLCP	_	_	8.192	_	kHz	When subclock used
Internal operation clock	<b>t</b> cp	_	62.5	_	666	ns	When using oscillation circuit
cycle time	<b>t</b> LCP	_	_	122.1		μs	When subclock used




• PLL guaranteed operation range


Relationship between internal operating clock frequency and power supply voltage



Relationship between external clock frequency and internal operation clock frequency




AC characteristics are specified by the following reference voltage values.



### (2) Clock Output Timing

(Vcc =  $5.0 \text{ V} \pm 5\%$ , Vss = AVss = 0.0 V, T<sub>A</sub> = -40 °C to +125 °C) (Vcc =  $5.0 \text{ V} \pm 10\%$ , Vss = AVss = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)


Parameter	Symbol	Pin Name	Condition	Val	lue	Unit	Remarks
i arameter	Gyiliboi	i iii ivailie	Condition	Min	Max		
Cycle time	<b>t</b> cyc	CLK		62.5		ns	
$CLK \uparrow \to CLK \downarrow$	<b>t</b> chcl	CLK	_	20		ns	



### (3) Reset Input Timing

Parameter	Symbol	Pin	Condition	Value	Unit	Remarks	
Farameter	Syllibol	Name		Min	Max	Onit	iveillai ks
				16 tcp	_	ns	Normal mode
Reset input time	<b>t</b> rstl	RST	_	Oscillator oscillation time* + 16 tcp	_	ms	Stop mode, Watch mode, Subclock mode, Subsleep mode


\*: Oscillator oscillation time is the time to reach 90% amplitude. For a crystal oscillator, this is a few to several dozen ms; for a ceramic oscillator, this is several hundred µs to a few ms, and for an external clock this is 0 ms.




### (4) Power-on Reset

(Vcc = 
$$5.0 \text{ V} \pm 5\%$$
, Vss = AVss =  $0.0 \text{ V}$ , T<sub>A</sub> =  $-40 \text{ °C}$  to  $+125 \text{ °C}$ ) (Vcc =  $5.0 \text{ V} \pm 10\%$ , Vss = AVss =  $0.0 \text{ V}$ , T<sub>A</sub> =  $-40 \text{ °C}$  to  $+105 \text{ °C}$ )

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks	
raiailletei	Syllibol	Name	Condition	Min	Max	Oilit	Remarks	
Power supply rising time	<b>t</b> R	Vcc		0.05	30	ms		
Power supply cutoff time	<b>t</b> off	Vcc		1		ms	Due to repeated operations	




Sudden changes in the power supply voltage may cause a power-on reset. To change the power supply voltage while the device is in operation, it is recommended that you raise the voltage at a steady rate, in order to suppress fluctuations (see figure below). In this case, perform this operation when the PLL clock is not being used. If, however, the voltage falling speed is no more than 1 V/s, it is permissible to perform this operation while using the PLL clock.



### (5) Bus Read Timing

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40 °C to +105 °C)$ 


Davamatar	Cumbal	Din Nama	Value		11111111	Domostro
Parameter	Symbol	Pin Name	Min	Max	Unit	Remarks
ALE pulse width	<b>t</b> LHLL	ALE	tcp/2 - 20	_	ns	
Valid address → ALE $\downarrow$ time	<b>t</b> avll	ALE, A23 to A16, AD15 to AD00	tcp/2 - 20	_	ns	
ALE $\downarrow$ $\rightarrow$ address valid time	<b>t</b> llax	ALE, AD15 to AD00	tcp/2 - 15	_	ns	
Valid address $ ightarrow \overline{RD} \downarrow time$	tavrl	A23 to A16, AD15 to AD00, RD	tcp - 15	_	ns	
Valid address → Valid data input	tavdv	A23 to A16, AD15 to AD00	_	5 tcp/2 - 60	ns	
RD pulse width	<b>t</b> rlrh	RD	3 tcp/2 - 20	_	ns	
$\overline{RD} \downarrow \to valid$ data input	<b>t</b> RLDV	RD, AD15 to AD00	_	3 tcp/2 - 60	ns	
$\overline{RD}  \! \uparrow \! \to data \; hold \; time$	<b>t</b> RHDX	RD, AD15 to AD00	0	_	ns	
$\overline{RD}\!\!\uparrow \to ALE\!\!\uparrow time$	<b>t</b> RHLH	RD, ALE	tcp/2 - 15	_	ns	
$\overline{RD} \uparrow \to address$ valid time	<b>t</b> rhax	RD, A23 to A16	tcp/2 - 10	_	ns	
Valid address → CLK ↑ time	<b>t</b> avch	A23 to A16, AD15 to AD00, CLK	tcp/2 - 20	_	ns	
$\overline{RD} \downarrow \to CLK \uparrow time$	<b>t</b> RLCH	RD, CLK	tcp/2 - 20	_	ns	
$ALE \downarrow \to \overline{RD} \downarrow time$	<b>t</b> llrl	ALE, RD	tcp/2 - 15	_	ns	



### (6) Bus Write Timing

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40 °C to +105 °C)$ 

Parameter	Symbol	Pin Name	Val	ue	Unit	Unit Remarks
raiametei	Syllibol	FIII Naille	Min	Max	Ollic	Remarks
$Valid\;Address\to\overline{WR}\;\downarrow\;time$	<b>t</b> avwl	A23 to A16, AD15 to AD00, WR	tcp - 15	_	ns	
WR pulse width	twlwh	WR	3 tcp/2 - 20	_	ns	
Valid data output $\rightarrow \overline{WR} \uparrow$ time	tоvwн	AD15 to AD00, WR	3 tcp/2 - 20	_	ns	
$\overline{ m WR} \uparrow  ightarrow$ data hold time	twhdx	AD15 to AD00, WR	20	_	ns	
$\overline{ m WR} \uparrow  ightarrow$ address valid time	<b>t</b> whax	A23 to A16, WR	tcp/2 - 10	_	ns	
$\overline{WR} \uparrow \to ALE \uparrow time$	twhlh	WR, ALE	tcp/2 - 15	_	ns	
$\overline{WR} \uparrow \to CLK \uparrow time$	<b>t</b> wlch	WR, CLK	tcp/2 - 20	_	ns	




### (7) Ready Input Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \, ^{\circ}\text{C} \text{ to } +105 \, ^{\circ}\text{C})$ 

Parameter	Symbol Pin Name Value		Unit	Remarks			
raiailletei	Syllibol	Fill Name	Min	Max	Onne	Remarks	
RDY setup time	<b>t</b> RYHS	RDY	45	_	ns		
RDY hold time	<b>t</b> RYHH	RDY	0		ns		

Note: Use the automatic ready function if the setup time for the falling edge of the RDY signal is not sufficient.




### (8) Hold Timing

$$(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40 °C to +105 °C)$$

Parameter	Symbol	Pin Name	Va	lue	Unit	Remarks
r ai airietei	Syllibol	riii Naiiie	Min	Max	Oilit	Remarks
Pin in floating status $\rightarrow \overline{HAK} \downarrow time$	<b>t</b> xhal	HAK	30	<b>t</b> cp	ns	
$\overline{HAK} \uparrow \to pin \ valid \ time$	<b>t</b> hahv	HAK	<b>t</b> CP	2 tcp	ns	

Note: It will take at least 1 cycle from the time the HRQ pin is loaded until the HAK changes.



### (9) UART Timing


(Vcc = 5.0 V $\pm$ 5%, Vss = 0.0 V, Ta = -40 °C to +125 °C) (Vcc = 5.0 V $\pm$ 10%, Vss = 0.0 V, Ta = -40 °C to +105 °C)

Parameter	Symbol	Pin Name	Condition	Value		Unit	Remarks
raiailletei	Symbol	Fili Naille	Condition	Min	Max	Offic	iveillai ks
Serial clock cycle time	<b>t</b> scyc	SCK1		8 tcp*	_	ns	
$SCK \downarrow \to SOT$ delay time	<b>t</b> sLOV	SCK1, SOT1	Internal shift clock mode output pin:	-80	+ 80	ns	
Valid SIN → SCK ↑	<b>t</b> ıvsH	SCK1, SIN1	$C_L = 80 \text{ pF} + 1 \text{ TTL}$	100	_	ns	
$SCK \uparrow \rightarrow valid SIN hold time$	<b>t</b> sнıx	SCK1, SIN1		60		ns	
Serial clock "H" pulse width	<b>t</b> shsl	SCK1		4 tcp	_	ns	
Serial clock "L" pulse width	<b>t</b> slsh	SCK1	External shift clock	4 tcp	_	ns	
$SCK \downarrow \to SOT$ delay time	<b>t</b> sLOV	SCK1, SOT1	mode output pin :	_	150	ns	
Valid SIN $\rightarrow$ SCK $↑$	<b>t</b> ıvsh	SCK1, SIN1	C <sub>L</sub> = 80 pF + 1 TTL	60		ns	
$SCK \uparrow \to valid \; SIN \; hold \; time$	<b>t</b> sнıx	SCK1, SIN1		60	_	ns	

<sup>\*:</sup> See "(1) Clock Timing" for details about top (internal operating clock cycle time).

Notes: • AC characteristics are for CLK synchronous mode.


• C<sub>L</sub> is the load capacitor value connected to pins while testing.



#### (10) Timer Input Timing

(Vcc =  $5.0 \text{ V}\pm5\%$ , Vss = 0.0 V, TA = -40 °C to +125 °C) (Vcc =  $5.0 \text{ V}\pm10\%$ , Vss = 0.0 V, TA = -40 °C to +105 °C)


Parameter	Symbol	Pin Name	Condition	Va	Value		Remarks
i arameter	Gyiliboi	i iii ivaiiie	Condition	Min	Max	Unit	itellia ks
Input pulse width	<b>t</b> TIWH	TIN0, TIN1, FRCK		4 tcp		ns	
Imput puise width	<b>t</b> TIWL	IN0 to IN3, FRCK		<b>4 (</b> CP		113	



### (11) Timer Output Timing

 $(V_{CC} = 5.0 \text{ V}\pm5\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C})$  $(V_{CC} = 5.0 \text{ V}\pm10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +105 ^{\circ}\text{C})$ 


Parameter	Symbol	Pin Name	Condition	Va	lue	Unit	Remarks
Parameter Sym	Symbol	i iii itailie	Condition	Min	Max	Oilit	Kemarks
CLK ↑ → Touт change time	<b>t</b> TO	TOT0, TOT1, PPG0 to PPG3	_	30	_	ns	



#### (12) Trigger Input Timing

 $(V_{CC} = 5.0 \text{ V}\pm5\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to} +125 \,^{\circ}\text{C})$  $(V_{CC} = 5.0 \text{ V}\pm10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to} +105 \,^{\circ}\text{C})$ 

Parameter	Symbol	Pin Name	Condition	Value		Unit Remarks		
i arameter	Symbol	i iii itaine	Condition	Min	Max	Oilit	Nemarks	
Input pulse width			<b>5 t</b> cp		ns	Normal mode		
iliput puise widtii	trrgL ADTO			1		μs	Stop mode	



### 5. A/D Converter

 $(V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 5\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, 3.0 \text{ V} \le \text{AVR} - \text{AVss}, \text{ Ta} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C})$   $(V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, 3.0 \text{ V} \le \text{AVR} - \text{AVss}, \text{ Ta} = -40 ^{\circ}\text{C} \text{ to } +105 ^{\circ}\text{C})$ 

Doromotor	Cumbal	Pin Name		Value		Unit	Domorko	
Parameter	Symbol	Pili Naille	Min	Тур	Max	Ollit	Remarks	
Resolution	_	_	_		10	bit		
Total error	_	_	_		±5.0	LSB		
Nonlinearity error	_	_	_		±2.5	LSB		
Differential linearity error	_	_	_	_	±1.9	LSB		
Zero transition voltage	Vот	AN0 to AN7	AVss – 3.5 LSB	AVss + 0.5 LSB	AVss + 4.5 LSB	V	1 LSB =	
Full-scale transition voltage	V <sub>FST</sub>	AN0 to AN7	AVR – 6.5 LSB	AVR – 1.5 LSB	AVR + 1.5 LSB	V	(AVR - AVss) / 1024	
Conversion time	_	_	66 tcp	_	_	ns	Machine clock	
Sampling period	_	_	32 tcp		_	ns	of 16 MHz	
Analog port input current	Iain	AN0 to AN7	_	_	10	μΑ		
Analog input voltage	Vain	AN0 to AN7	AVss	_	AVR	V		
Reference voltage	_	AVR	AVss + 3.0		AVcc	V		
Power supply current	lΑ	AVcc	_	2	7	mA		
Fower supply current	Іан	AVcc	_		5	μΑ	*	
Reference voltage supply	lπ	AVR	_	0.9	1.3	mA		
current	lпн	AVR	_	_	5	μΑ	*	
Inter-channel variation		AN0 to AN7			4	LSB		

<sup>\*:</sup> Current (Vcc = AVcc = AVR = 5.0 V) when A/D converter is not operating and CPU is halted.

### 6. A/D Converter Glossary

Resolution : Analog changes that are identifiable with the A/D converter

Linearity error : The deviation of the straight line connecting the zero transition point

( "00 0000 0000"  $\longleftrightarrow$  "00 0000 0001" ) with the full-scale transition point

("11 1111 1110"  $\longleftrightarrow$  "11 1111 1111") from actual conversion characteristics.


Differential linearity error : The deviation of input voltage needed to change the output code by 1 LSB from the


ideal value.

Total error : The difference between the actual value and the theoretical value, which includes

zero-transition error/full-scale transition error, linearity error, and differential linear-

ity error.






### 7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions : External circuit output impedance values of about 5 k $\Omega$  or lower are recommended.

If external capacitors are used, a capacitance of several thousand times the internal capacitor value is recommended in order to minimize the effect of voltage distribution between the external and internal capacitor. If the output impedance of the external circuit is too high, the sampling time for analog voltages may not be sufficient (sampling period =  $2.00 \, \mu s$  @ machine clock of  $16 \, MHz$ ).




#### About Error

The smaller the absolute value of | AVR - AVss |, the greater the relative error.


### 8. Flash Memory Program/Erase Characteristics

Parameter	Condition		Value		Unit	Remarks
rarameter	Condition	Min	Тур	Max	Offic	Remarks
Sector erase time		_	1	15	s	Excludes 00н programming prior erasure
Chip erase time	T <sub>A</sub> = + 25 °C Vcc = 5.0 V		5	_	S	Excludes 00н programming prior erasure
Word (16-bit width) programming time		_	16	3,600	μs	Excludes system-level overhead
Erase/Program cycle	_	10,000		—	cycle	


### **■ EXAMPLE CHARACTERISTICS**




















#### • MB90497G













### **■** ORDERING INFORMATION

Part Number	Package	Remarks
MB90F497GPF MB90497GPF MB90F498GPF	64-pin plastic QFP (FPT-64P-M06)	
MB90F497GPMC MB90497GPMC MB90F498GPMC	64-pin plastic LQFP (FPT-64P-M23)	


### **■ PACKAGE DIMENSIONS**






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

#### (Continued)







Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/


### ■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
18	■ BLOCK DIAGRAM	Corrected the direction of arrow for TIN0, TIN1 signal.
10	16-bit reload timer	" $\rightarrow$ (output)" $\rightarrow$ " $\leftarrow$ (input)"
23	■ I/O MAP	Corrected the Initial Value of "Watch timer control register".
23	Address: 0000AAH	$10001000_{B} \rightarrow 1X001000_{B}$

The vertical lines marked in the left side of the page show the changes.







### **FUJITSU MICROELECTRONICS LIMITED**

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan

Tel: +81-3-5322-3347 Fax: +81-3-5322-3387

http://jp.fujitsu.com/fml/en/

For further information please contact:

#### **North and South America**

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://www.fma.fujitsu.com/

#### **Europe**

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel: +86-21-6146-3688 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong

Tel: +852-2377-0226 Fax: +852-2376-3269

http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

**Edited: Sales Promotion Department**