TEXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS251D

CD54/74AC283, CD54/74ACT283

August 1998 - Revised May 2000

Features

- Buffered Inputs
- Exceeds 2kV ESD Protection MIL-STD-883, Method 3015
- SCR-Latchup-Resistant CMOS Process and Circuit Design
- Speed of Bipolar FAST™/AS/S with Significantly Reduced Power Consumption
- Balanced Propagation Delays
- AC Types Feature 1.5V to 5.5V Operation and Balanced Noise Immunity at 30% of the Supply
- ±24mA Output Drive Current
 - Fanout to 15 FAST™ ICs
 - Drives 50 Ω Transmission Lines

4-Bit Binary Fill Adder With Fast Carry

Description

The 'AC283 and 'ACT283 4-bit binary adders with fast carry that utilize Advanced CMOS Logic technology. These devices add two 4-bit binary numbers and generate a carry-out bit if the sum exceeds 15.

Because of the symmetry of the add function, this device can be used with either all active-HIGH operands (positive logic) or with all active-LOW operands (negative logic). When using positive logic, the carry-in input must be tied LOW if there is no carry-in.

Ordering Information

PART NUMBER	TEMP. RANGE (^o C)	PACKAGE
CD54AC283F3A	-55 to 125	16 Ld CERDIP
CD74AC283E	0 to 70 ⁰ C, -40 to 85, -55 to 125	16 Ld PDIP
CD74AC283M	0 to 70 ^o C, -40 to 85, -55 to 125	16 Ld SOIC
CD54ACT283F3A	-55 to 125	16 Ld CERDIP
CD74ACT283E	0 to 70 ⁰ C, -40 to 85, -55 to 125	16 Ld PDIP
CD74ACT283M	0 to 70 ⁰ C, -40 to 85, -55 to 125	16 Ld SOIC

NOTES:

Functional Diagram

- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- 2. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information.

Pinout



CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

FAST[™] is a Trademark of Fairchild Semiconductor.

Copyright © 2000, Texas Instruments Incorporated

Absolute Maximum Ratings

DC Supply Voltage, V _{CC}
DC Input Diode Current, I _{IK}
For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$ ±20mA
DC Output Diode Current, I _{OK}
For $V_0 < -0.5V$ or $V_0 > V_{CC} + 0.5V$
DC Output Source or Sink Current per Output Pin, IO
For $V_{O} > -0.5V$ or $V_{O} < V_{CC} + 0.5V$ ±50mA
DC V _{CC} or Ground Current, $I_{CC or} I_{GND}$ (Note 3) ±100mA
Operating Conditions

1 0
Temperature Range, T _A 55°C to 125°C
Supply Voltage Range, V _{CC} (Note 4)
AC Types
ACT Types4.5V to 5.5V
DC Input or Output Voltage, V _I , V _O 0V to V _{CC}
Input Rise and Fall Slew Rate, dt/dv
AC Types, 1.5V to 3V 50ns (Max)
AC Types, 3.6V to 5.5V 20ns (Max)
ACT Types, 4.5V to 5.5V 10ns (Max)

Thermal Information

Thermal Impedance (Typical, Note 5)	θ _{JA} (^o C/W)
PDIP Package	67 ⁰ C/W
SOIC Package	
Maximum Junction Temperature (Plastic Package)	
Maximum Storage Temperature Range6	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

3. For up to 4 outputs per device, add ± 25 mA for each additional output.

4. Unless otherwise specified, all voltages are referenced to ground.

5. The package thermal impedance is calculated in accordance with JESD 51.

DC Electrical Specifications

			ST ITIONS	v _{cc}	25 ⁰ C		-40°C TO 85°C		-55°C TO 125°C		
PARAMETER	SYMBOL	V _I (V)	V _I (V) I _O (mA)		MIN	MAX	MIN	MAX	MIN	MAX	
AC TYPES											
High Level Input Voltage	VIH	-	-	1.5	1.2	-	1.2	-	1.2	-	V
				3	2.1	-	2.1	-	2.1	-	V
				5.5	3.85	-	3.85	-	3.85	-	V
Low Level Input Voltage	VIL	-	-	1.5	-	0.3	-	0.3	-	0.3	V
				3	-	0.9	-	0.9	-	0.9	V
				5.5	-	1.65	-	1.65	-	1.65	V
High Level Output Voltage	VOH	V _{IH} or V _{IL}	-0.05	1.5	1.4	-	1.4	-	1.4	-	V
			-0.05	3	2.9	-	2.9	-	2.9	-	V
			-0.05	4.5	4.4	-	4.4	-	4.4	-	V
			-4	3	2.58	-	2.48	-	2.4	-	V
			-24	4.5	3.94	-	3.8	-	3.7	-	V
			-75 (Note 6, 7)	5.5	-	-	3.85	-	-	-	V
			-50 (Note 6, 7)	5.5	-	-	-	-	3.85	-	V

UNITS

V

V

V

V

V

V

V

μΑ

μΑ

V

V

V

V

V

V

V

V

V

V

μΑ

μΑ

mΑ

DC Electrical Specifications (Continued) -40°C TO -55°C TO TEST 25⁰C 125⁰C CONDITIONS 85⁰C V_{CC} $V_{I}(V)$ I_O (mA) PARAMETER SYMBOL (V) MIN MAX MIN MAX MIN MAX 0.05 1.5 0.1 Low Level Output Voltage 0.1 0.1 Vol VIH or VIL -0.05 3 -0.1 -0.1 -0.1 0.05 4.5 0.1 0.1 0.1 ---12 3 0.36 0.44 0.5 -_ -4.5 0.44 24 0.36 0.5 ---75 5.5 1.65 --_ --(Note 6, 7) 50 5.5 1.65 -----(Note 6, 7) Input Leakage Current 5.5 ±0.1 I_I V_{CC} or --±1 -±1 ĞŇD **Quiescent Supply Current** 0 5.5 8 80 160 V_{CC} or Icc ---GND MSI ACT TYPES High Level Input Voltage VIH 4.5 to 2 2 2 -----5.5 Low Level Input Voltage VIL 4.5 to -0.8 0.8 0.8 ----5.5 High Level Output Voltage VOH -0.05 4.5 4.4 4.4 4.4 VIH or VIL ---24 4.5 3.94 -3.8 -3.7 _ -75 5.5 3.85 -----(Note 6, 7) -50 5.5 --_ _ 3.85 _ (Note 6, 7) Low Level Output Voltage V_{OL} 0.05 4.5 0.1 0.1 0.1 $V_{IH} \text{ or } V_{IL}$ ---24 4.5 0.36 0.44 0.5 ---75 5.5 1.65 _ _ ---(Note 6, 7) 5.5 50 -1.65 --_ _ (Note 6, 7) Input Leakage Current II. V_{CC} or 5.5 -±0.1 ±1 ±1 ---GND **Quiescent Supply Current** ICC V_{CC} or 0 5.5 -8 -80 -160 MSI GND Additional Supply Current per 4.5 to ΔI_{CC} Vcc 2.4 2.8 3 Input Pin TTL Inputs High -2.1 5.5

1 Unit Load NOTES:

6. Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

7. Test verifies a minimum 50 Ω transmission-line-drive capability at 85°C, 75 Ω at 125°C.

ACT Input Load Table

INPUT	UNIT LOAD
A0, B0, A2, B2	1.66
A1, B1	1.9
A3, B3	1.4
C _{IN}	1.1

NOTE: Unit load is ΔI_{CC} limit specified in DC Electrical Specifications Table, e.g., 2.4mA max at 25°C.

			-40 ⁰	°C TO 85°	С	-55				
PARAMETER	SYMBOL	v _{cc} (v)	MIN	TYP	MAX	MIN	ТҮР	MAX		
AC TYPES										
Propagation Delay,	t _{PLH} , t _{PHL}	1.5	-	-	199	-	-	219	ns	
An or Bn to C _{OUT} C _{IN} to Sn C _{IN} to C _{OUT}		3.3 (Note 9)	6.3	-	22.4	6.2	-	24.6	ns	
		5 (Note 10)	4.5	-	16	4.4	-	17.6	ns	
Propagation Delay,	t _{PLH} , t _{PHL}	1.5	-	-	207	-	-	228	ns	
An or Bn to Sn		3.3	6.6	-	23.2	6.4	-	25.5	ns	
		5	4.7	-	16.5	4.6	-	18.2	ns	
Input Capacitance	CI	-	-	-	10	-	-	10	pF	
Power Dissipation Capacitance	C _{PD} (Note 11)	-	-	120	-	-	120	-	pF	
ACT TYPES										
Propagation Delay, An or Bn to C _{OUT} C _{IN} to Sn C _{IN} to C _{OUT}	tplh, tphr	5 (Note 10)	4.5	-	16	2.7	-	17.6	ns	
Propagation Delay, An or Bn to Sn	t _{PLH} , t _{PHL}	5	4.7	-	16.5	3.3	-	18.2	ns	
Input Capacitance	CI	-	-	-	10	-	-	10	pF	
Power Dissipation Capacitance	C _{PD} (Note 11)	-	-	120	-	-	120	-	pF	

NOTES:

8. Limits tested 100%.

9. 3.3V Min is at 3.6V, Max is at 3V.

10. 5V Min is at 5.5V, Max is at 4.5V.

11. C_{PD} is used to determine the dynamic power consumption per function. AC: $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ ACT: $P_D = V_{CC}^2 f_i (C_{PD} + C_L) + V_{CC} \Delta I_{CC}$ where f_i = input frequency, C_L = output load capacitance, V_{CC} = supply voltage.







NOTE: For AC Series Only: When V_{CC} = 1.5V, R_L = 1k Ω .

	AC	ACT
Input Level	V _{CC}	3V
Input Switching Voltage, V _S	0.5 V _{CC}	1.5V
Output Switching Voltage, V _S	0.5 V _{CC}	0.5 V _{CC}

FIGURE 2. PROPAGATION DELAY TIMES



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CD54AC283F3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	(6) SNPB	N / A for Pkg Type	-55 to 125	CD54AC283F3A	Samples
CD54ACT283F3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54ACT283F3A	Samples
CD74AC283E	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74AC283E	Samples
CD74AC283M	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC283M	Samples
CD74AC283M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC283M	Samples
CD74ACT283E	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74ACT283E	Samples
CD74ACT283EE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74ACT283E	Samples
CD74ACT283M	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT283M	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54AC283, CD54ACT283, CD74AC283, CD74ACT283 :

- Catalog : CD74AC283, CD74ACT283
- Military : CD54AC283, CD54ACT283

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74AC283M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74AC283M96	SOIC	D	16	2500	340.5	336.1	32.0

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD74AC283E	N	PDIP	16	25	506	13.97	11230	4.32
CD74AC283E	N	PDIP	16	25	506	13.97	11230	4.32
CD74AC283M	D	SOIC	16	40	507	8	3940	4.32
CD74ACT283E	N	PDIP	16	25	506	13.97	11230	4.32
CD74ACT283E	N	PDIP	16	25	506	13.97	11230	4.32
CD74ACT283EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74ACT283EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74ACT283M	D	SOIC	16	40	507	8	3940	4.32

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated