MOSFET Drive Switching Regulator IC for Boost / Fly-back Converter

■ GENERAL DESCRIPTION

The **NJW4140** is a MOSFET Drive switching regulator IC for Boost / Fly-back Converter that operates wide input range from 3V to 40V. It can provide large current application because of built-in highly effective Nch MOSFET drive circuit.

Built-in pulse-by-pulse current detecting type over current protection limits the output current at over load.

It is suitable for boost/fly-back application such as Car Accessory, Office Automation Equipment, Industrial Instrument and so on.

FEATURES

- Nch MOSFET Driving
- Wide Operating Voltage Range
- PWM Control
- Wide Oscillating Frequency
- Over Current Protection
- UVLO (Under Voltage Lockout)
- Standby Function
- Package Outline

NJW4140R : MSOP8(VSP8)* NJW4140M : DMP8 *MEET JEDEC MO-187-DA

Driving Voltage 5.3V (typ.)

3V to 40V

40kHz to 1MHz





NJW4140R



NJW4140M

■ PIN CONFIGURATION



BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS				
PARAMETER	SYMBOL	MAXIMUM RATINGS		UNIT
Supply Voltage	V+	+45		V
OUT pin Voltage	Vout	-0.3 to +6 ((*1)	V
SI pin Voltage	V _{SI}	-0.3 to +	6	V
EN pin Voltage	V _{EN}	+45		V
IN- pin Voltage	V _{IN-}	+6		V
CT pin Voltage	V _{CT}	+6 (*1)		V
OUT pin Peak Current	I _{O_PEAK+} I _{O_PEAK-}	200 (Source) 700 (Sink)		mA
Power Dissipation	PD	MSOP8(VSP8) DMP8	595 (*2) 530 (*2)	mW
Junction Temperature	T _{jmax}	+150		°C
Storage Temperature	T _{stg}	-40 to +150		°C

(*1): When Supply voltage is less than +6V, the absolute maximum EN pin voltage is equal to the Supply voltage.

(*2): Mounted on glass epoxy board. (76.2×114.3×1.6mm:based on EIA/JDEC standard, 2Layers)

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V+	3	_	40	V
Timing Capacitor	Ст	120	-	3,900	pF
Oscillating Frequency	fosc	40		1,000	kHz
Operating Temperature	T _{opr}	-40	-	+85	S

■ ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Oscillator Block						
Oscillation Frequency 1	fosc1	C⊤=470pF	270	300	330	kHz
Oscillation Frequency 2	fosc2	C⊤=680pF	180	210	240	kHz
Charge Current	I _{chg}		150	200	250	μA
Discharge Current	I _{dis}		150	200	250	μA
Voltage amplitude	Vosc		-	0.7	_	V
Oscillation Frequency deviation (Supply voltage)	f _{DV}	V+=3 to 40V	_	1	_	%
Oscillation Frequency deviation (Temperature)	f _{DT}	Ta= -40 to +85°C	-	6	_	%
Oscillation Frequency (Low Frequency Control)	fosc_Low	V _{IN} =0.3V, V _{FB} =0.7V, C _T =470pF	90	105	120	kHz
Soft Start Block	1					
Soft Start Time	T _{SS}	V _B =0.75V	2	4	8	ms
Error Amplifier Block Reference Voltage	VB		-1.0%	0.8	+1.0%	V
Input Bias Current	VB IB		-0.1	0.0	0.1	μA
Open Loop Gain	Av		-0.1	80	0.1	dB
Gain Bandwidth	G _B			3	_	MHz
Output Source Current	I _{OM+}	V _{FB} =1V, V _{IN-} =0.7V	50	100	150	μΑ
Output Sink Current			2	4	6	
	I _{OM-}	V _{FB} =1V, V _{IN-} =0.9V	Z	4	0	mA
PWM Comparate Block						
Input Threshold Voltage	V _{T_0}	Duty=0%, V _{IN-} =0.6V	0.32	0.4	0.54	V
(FB pin)	V _{T_50}	Duty=50%, V _{IN} =0.6V	0.63	0.7	0.77	V
Maximum Duty Cycle	$M_{\text{AX}} D_{\text{UTY}}$	V _{FB} =1.2V	85	90	95	%
Current Limit Detection Block						
Current Limit Detection Voltage	VIPK		115	140	165	mV
Delay Time	T _{DELAY}	$\Delta V_{SI}=300 \text{mV}$	-	90	-	ns
Output Block						<u> </u>
Output High Level ON Resistance	R _{OH}	I _O = -50mA	-	3	4.5	Ω
Output Low Level ON Resistance	R _{OL}	I _O = +50mA	-	2.5	3.5	Ω
Output Source Current	I _{OH}	OUT pin= 4.5V	45	65	85	mA
Output pin Limiting Voltage	V _{OLIM}		5	5.3	5.55	V

New Japan Radio Co., Ltd. •

■ ELECTRICAL CHARACTERISTICS

	(Unless otherwise noted, V ⁺ =V _{EN} =12V, C _T =470pF, Ta= 25° C					Ta=25°C)
PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Under Voltage Lockout Block						
ON Threshold Voltage	V _{T_ON}	$V^{+}=L \longrightarrow H$	2.65	2.8	2.95	V
OFF Threshold Voltage	V_{T_OFF}	$V^+=H \rightarrow L$	2.4	2.55	2.7	V
Enable Control Block ON Control Voltage	V _{on}	$V_{EN}=L \rightarrow H$	1.7	_	V+	V
OFF Control Voltage	VOFF	$V_{EN} = H \rightarrow L$	0	_	0.9	V
Pull-down Resistance	R _{PD}		_	500	_	kΩ
General Characteristics						
Quiescent Current	I _{DD}	R_L =no load, V_{IN-} = V_{FB} = 0.7V	-	1.4	1.7	mA
Standby Current	I _{DD_STB}	V _{EN} =0V	_	2.5	6	μA

■ APPLICATION EXAMPLE

Non-isolated Boost Converter



Non-isolated Fly-back Converter











TYPICAL CHARACTERISTICS





NJW4140 Application Manual

. . r n

■ PIN DESCRIPTIONS

PIN NUMBER	PIN NAME	FUNCTION
1	V+	Power Supply pin
2	EN	Enable Control pin The ON/OFF pin internally pulls down with $500k\Omega$. Normal Operation at the time of High Level. Standby Mode at the time of Low Level or OPEN.
3	IN-	Output Voltage Detecting pin Connects output voltage through the resistor divider tap to this pin in order to voltage of the IN- pin become 0.8V.
4	FB	Feedback Setting pin The feedback resistor and capacitor are connected between the FB pin and the IN- pin.
5	СТ	Oscillating Frequency Setting pin by Timing Capacitor Oscillating Frequency should set between 40kHz and 1MHz.
6	GND	GND pin
7	SI	Current Sensing pin When difference voltage between the SI pin and the GND pin exceeds 140mV(typ.), over current protection operates.
8	OUT	Output pin for Power MOSFET Driving The OUT pin Voltage is clamped with 5.3V(typ.) at the time of High level, in order to protect a gate of Nch MOSFET.

Description of Block Features

Error Amplifier Section (ER·AMP)

0.8V±1% precise reference voltage is connected to the non-inverted input of this section.

To set the output voltage, connects converter's output to inverted input of this section (IN- pin). If requires output voltage over 0.8V, inserts resistor divider.

This AMP section has high gain and external feedback pin (FB pin). It is easy to insert a feedback resistor and a capacitor between the FB pin and the IN- pin, making possible to set optimum loop compensation for each type of application.

Oscillation Circuit Section (OSC)

Oscillation frequency can be set by inserting capacitor between the CT pin and GND. Referring to the sample characteristics in "Timing Capacitor and Oscillation Frequency", set oscillation frequency between 40kHz and 1MHz.

The triangular wave of the oscillating circuit is generated in the IC, having amplitude between 0.4V and 1.0V at C_T =470pF(ref.).

If voltage of the IN- pin becomes less than 0.4V, the oscillation frequency decreases to one third (33%) and the energy consumption is suppressed.



PWM Comparator Section (PWM)

This section controls the switching duty ratio.

PWM comparator receives the signal of the error amplifier and the triangular wave, and controls the duty ratio between 0% and 90%. The timing chart is shown in Fig.1.



Fig. 1. Timing Chart PWM Comparator and OUT pin

- Description of Block Features (Continued)
 - Driver Section (Driver)

The output driver circuit is configured a totem pole type, it can efficiently drive a Nch MOSFET switching device. When the output is high level, the OUT pin voltage is clamped with 5.3V (typ.) by the internal regulator to protect gate of Nch MOSFET. (Ref. Fig.2. OUT pin)



Fig. 2. Driver Circuit and the OUT pin Voltage

When supply voltage is decreasing, gate drive voltage output from the OUT pin is also decreasing. Although the OUT pin voltage is kept gate drive voltage by bypassing the internal regulator around supply voltage 5V. Fig.3. shows the example of the OUT pin voltage vs. supply voltage characteristic

The optimum drive ability of MOSFET depends on the oscillation frequency and the gate capacitance of MOSFET.



Fig. 3. OUT pin Voltage vs. Supply Voltage Characteristic

Description of Block Features (Continued)

• Power Supply, GND pin (V⁺, GND)

In line with MOSFET drive, current flows into the IC according to frequency. If the power supply impedance provided to the power supply circuit is high, it will not be possible to take advantage of IC performance due to input voltage fluctuation. Therefore insert a bypass capacitor close to the V⁺ pin – the GND pin connection in order to lower high frequency impedance.

Under Voltage Lockout Function (UVLO)

The UVLO circuit operating is released above V⁺=2.8V(typ.) and IC operation starts. When power supply voltage is low, IC does not operate because the UVLO circuit operates. There is 250mV width hysteresis voltage at rise and decay of power supply voltage. Hysteresis prevents the malfunction at the time of UVLO operating and releasing.

• Enable Function (Enable Control)

The NJW4140 stops the operating and becomes standby status when the EN pin becomes less than 0.9V. The EN pin internally pulls down with $500k\Omega$, therefore the NJW4140 becomes standby mode when the EN pin is OPEN. You should connect this pin to V⁺ when you do not use Enable function.

Soft Start Function (Soft Start)

The output voltage of the converter gradually rises to a set value by the soft start function. The soft start time is 4ms (typ). It is defined with the time of the error amplifier reference voltage becoming from 0V to 0.75V. The soft start circuit operates after the release UVLO. The operating frequency is controlled with a low frequency, approximately 33% of the set value by the timing resistor, until voltage of the IN- pin becomes approximately 0.4V.



Fig. 4. Startup Timing Chart

Description of Block Features (Continued)

Over Current Protection Circuit

At when the potential difference between the SI pin and the GND pin becomes 140mV or more, the over current protection circuit is stopped the switch output. The switching current is detected by inserted current sensing resistor (R_{SENSE}) between the SI pin and the GND pin. Fig.5. shows the timing chart of the over current protection detection. The switching output holds low level until next pulse output at OCP operating. The NJW4140 output returns automatically along with release from the over current condition because the OCP is pulse-by-pulse type. If voltage of the IN- pin becomes less than 0.4V, the oscillation frequency decreases to one third (33%) and the

energy consumption is suppressed.



Fig. 5. Timing Chart at Over Current Detection

The current waveform contains high frequency superimposed noises due to the parasitic elements of MOSFET, the inductor and the others. Depending on the application, inserting RC low-pass filter between current sensing resistor (R_{SENSE}) and the SI pin to prevent the malfunction due to such noise. The time constant of RC low-pass filter should be equivalent to the spike width ($T \le R \times C$) as a rough guide (Fig. 6).



Fig. 6. Current Waveform and Filter Circuit

NJW4140 Application Manual

Technical Information

Application Information

Inductors

Large currents flow into inductor, therefore you must provide current capacity that does not saturate.

Reducing L, the size of the inductor can be smaller. However, peak current increases and adversely affecting efficiency.

On the other hand, increasing L, peak current can be reduced at switching time. Therefore conversion efficiency improves, and output ripple voltage reduces. Above a certain level, increasing inductance windings increases loss (copper loss) due to the resistor element.





Ideally, the value of L is set so that inductance current is in

continuous conduction mode. However, as the load current decreases, the current waveform changes from (1) CCM: Continuous Conduction Mode \rightarrow (2) Critical Mode \rightarrow (3) DCM: Discontinuous Conduction Mode (Fig. 7.).

In discontinuous mode, peak current increases with respect to output current, and conversion efficiency tend to decrease. Depending on the situation, increase L to widen the load current area to maintain continuous mode.

Catch Diode

When the switch element is in OFF cycle, power stored in the inductor flows via the catch diode to the output capacitor. Therefore during each cycle current flows to the diode in response to load current. Because diode's forward saturation voltage and current accumulation cause power loss, a Schottky Barrier Diode (SBD), which has a low forward saturation voltage, is ideal.

An SBD also has a short reverse recovery time. If the reverse recovery time is long, through current flows when the switching transistor transitions from OFF cycle to ON cycle. This current may lower efficiency and affect such factors as noise generation.

When the switch element is in ON cycle, a reverse voltage flows to SBD. Therefore you should select a SBD that has reverse voltage rating greater than maximum output voltage. The power loss, which stored in output capacitor, will be increase due to increasing reverse current through SBD at high temperature. Therefore, there is cases preferring reverse current characteristics to forward current characteristic in order to improve efficiency.

Switching Element

You should use a switching element (Nch MOSFET) that is specified for use as a switch. And select sufficiently low R_{ON} MOSFET at less than V_{GS} =5V because the NJW4140 OUT pin voltage is clamped 5.3 (typ.).

However, when the supply voltage of the NJW4140 is low, the OUT pin voltage becomes low. You should select a suitable MOSFET according to the supply voltage specification. (Ref. Driver section)

Large gate capacitance is a source of decreased efficiency. That is charge and discharge from gate capacitance delays switching rise and fall time, generating switching loss.

The spike noise might occur at the time of charge/discharge of gate by the parasitic inductance element. You should insert resistance between the OUT pin and the gate and limit the current for gate protection when gate capacitance is small. However, it should be noted that the efficiency might decrease because the shape of waves may become duller when resistance is too large. The last fine-tuning should be done on the actual device and equipment.

Application Information (Continued)

Input Capacitor

Transient current flows into the input section of a switching regulator responsive to frequency. If the power supply impedance provided to the power supply circuit is large, it will not be possible to take advantage of NJW4140 performance due to input voltage fluctuation. Therefore insert an input capacitor as close to the MOSFET as possible.

Output Capacitor

An output capacitor stores power from the inductor, and stabilizes voltage provided to the output.

When selecting an output capacitor, you must consider Equivalent Series Resistance (ESR) characteristics, ripple current, and breakdown voltage.

Also, the ambient temperature affects capacitors, decreasing capacitance and increasing ESR (at low temperature), and decreasing lifetime (at high temperature). Concerning capacitor rating, it is advisable to allow sufficient margin.

Output capacitor ESR characteristics have a major influence on output ripple noise. A capacitor with low ESR can further reduce ripple voltage. Be sure to note the following points; when ceramic capacitor is used, the capacitance value decreases with DC voltage applied to the capacitor.

Application Information (Continued)

Board Layout

In the switching regulator application, because the current flow corresponds to the oscillation frequency, the substrate (PCB) layout becomes an important.

You should attempt the transition voltage decrease by making a current loop area minimize as much as possible. Therefore, you should make a current flowing line thick and short as much as possible. Fig.8. shows a current loop at step-down converter.



Fig. 8. Current Loop at Boost Converter

Concerning the GND line, it is preferred to separate the power system and the signal system, and use single ground point.

The voltage sensing feedback line should be as far away as possible from the inductance. Because this line has high impedance, it is laid out to avoid the influence noise caused by flux leaked from the inductance.

Fig. 9. shows example of wiring at boost converter. Fig. 10 shows the PCB layout example.



Fig. 9. Board Layout at Boost Converter

Application Information (Continued)



Fig. 10 Layout Example (upper view)

Calculation of Package Power

You should consider derating power consumption under using high ambient temperature. Moreover, you should consider the power consumption that occurs in order to drive the switching element.

Supply Voltage:	V+
Quiescent Current:	I_{DD}
Oscillation Frequency:	fosc
ON time:	ton
Gate charge amount:	Qg

The gate of MOSFET has the character of high impedance. The power consumption increases by quickening the switching frequency due to charge and discharge the gate capacitance. Power consumption: P_D is calculated as follows.

 $P_{D} = (V^{+} \times I_{DD}) + (V^{+} \times Qg \times f_{OSC}) [W]$

You should consider temperature derating to the calculated power consumption: P_D.

You should design power consumption in rated range referring to the power dissipation vs. ambient temperature characteristics (Fig. 11).



Mounted on glass epoxy board. (76.2×114.3×1.6mm:EIA/JDEC standard size, 2Layers) Mounted on glass epoxy board. (76.2×114.3×1.6mm:EIA/JDEC standard size, 4Layers), internal Cu area: 74.2×74.2mm

Fig. 11. Power Dissipation vs. Ambient Temperature Characteristics

NJW4140 Application Manual

Technical Information

- Application Design Examples
 - Step-Up Application Circuit

Olep-Op Application Olic	uit
IC	: NJW4140R
Input Voltage	: V _{IN} =9V to 15V
Output Voltage	: V _{OUT} =20V
Output Current	: I _{OUT} =1.5A (@V _{IN} =12V)
Oscillation frequency	: fosc=300kHz



Reference	Qty.	Part Number	Description	Manufacturer
IC	1	NJW4140R	MOSFET Drive Switching Regulator IC for Boost / Fly-back Converter IC	New JRC
Q1	1	TPCA8052-H	Nch MOSFET 40V, 20A	Toshiba
L1	1	CDRH127LDNP-220	Inductor 22µH, 4.7A	Sumida
SBD	1	DE5SC4M	Schottky Diode 40V, 5A	Shindengen
C _{IN1}	1	EEEFP1V221AP	Aluminum Electrolytic Capacitor 220µF, 35V	Panasonic
C _{IN2}	1	0.1μF	Ceramic Capacitor 1608 0.1µF, 50V, B	Std.
C _{OUT1}	2	EEEFP1V101AP	Aluminum Electrolytic Capacitor 100µF, 35V	Panasonic
C _{OUT2}	1	0.1μF	Ceramic Capacitor 1608 0.1µF, 50V, B	Std.
Ст	1	470pF	Ceramic Capacitor 1608 470pF, 50V, CH	Std.
C _{NF}	1	10,000pF	Ceramic Capacitor 1608 10,000pF, 50V, B	Std.
C _{FB}	1	820pF	Ceramic Capacitor 1608 820pF, 50V, B	Std.
C _{S1}	1	390pF	Ceramic Capacitor 1608 390pF, 50V, CH	Std.
R1	1	3.3kΩ	Resistor 1608 3.3kΩ, ±1%, 0.1W	Std.
R2	1	82kΩ	Resistor 1608 82kΩ, ±1%, 0.1W	Std.
R _{NF}	1	13kΩ	Resistor 1608 13kΩ, ±1%, 0.1W	Std.
R _{FB}	1	20kΩ	Resistor 1608 20kΩ, ±1%, 0.1W	Std.
R _{SENSE}	1	UR73D3ATTE39L0F	Resistor 2512 39mΩ, ±1%, 1W	KOA
R _G	1	0Ω (Short)	Resistor 1608 0Ω, 0.1W	Std.
R _{S1}	1	330Ω	Resistor 1608 330Ω, ±1%, 0.1W	Std.

New Japan Radio Co., Ltd.

- Application Design Examples (Continued)
 - Setting Oscillation Frequency

From the Oscillation frequency vs. Timing Capacitor Characteristic, reads CT=470 [pF], t=3.33[µs] at fosc=300kHz.

Step-Up converter duty ratio is shown with the following equation.

$$\mathsf{Duty} = \left(1 - \frac{\mathsf{V}_{\mathbb{N}}}{\mathsf{V}_{\mathsf{OUT}}}\right) \times 100 = \left(1 - \frac{12}{20}\right) \times 100 = 40 \,\left[\%\right]$$

Therefore, t_ON=1.33 [μ s], t_OFF=2.0 [μ s]

Selecting Inductance

The inductor's average current equals input current (I_{IN}). Estimated efficiency (η) is 93% and calculates input current as follows.

$$I_{IN} = \frac{V_{OUT} \times I_{OUT}}{\eta \times V_{IN}} = \frac{20 \times 1.5}{0.93 \times 12} = 2.69 \left[A\right]$$

 ΔI_L is Inductance ripple current. When ΔI_L is 27% of input current: $\Delta I_L = 0.27 \times I_{IN} = 0.27 \times 2.69 = 0.73$ [A]

This obtains inductance L.

$$L = \frac{V_{\text{IN}}}{\Delta I_{\text{L}}} \times t_{\text{ON}} = \frac{12}{0.73} \times 1.33 \mu = 22 \text{ [}\mu\text{H}\text{]}$$

Inductance L is a theoretical value. The optimum value varies according such factors as application specifications and components. Fine-tuning should be done on the actual device.

This obtains the peak current lpk at switching time.

$$lpk = l_{IN} + \frac{\Delta l_{L}}{2} = 2.69 + \frac{0.73}{2} = 3.06[A]$$



Fig. 12. Inductor Current Waveform

The current that flows into the inductance provides sufficient margin for peak current at switching time. In the application circuit, use L= 22μ H, 4.5A.

Setting Over Current Detection

In this application, current limitation value: I_{LIMIT} is set to Ipk=3.5A. I_{LIMIT} = V_{IPK} / R_{SC} = 140mV / 39mΩ =3.59 [A]

The limit value increases slightly according to response time from the overcurrent detection with the SI pin to the OUT pin stop.

$$I_{\text{LIMIT}_{\text{DELAY}}} = I_{\text{LIMIT}} + \frac{V_{\text{IN}}}{L} \times T_{\text{DELAY}} = 3.59 + \frac{12}{22\mu} \times 90n = 3.64 \text{ [A]}$$

New Japan Radio Co., Ltd.

Application Design Examples (Continued)

Selecting the Input Capacitor

The input capacitor corresponds to the input of the power supply. It is required to adequately reduce the impedance of the power supply. The input capacitor selection should be determined by the input ripple current and the maximum input voltage of the capacitor rather than its capacitance value.

The effective input current can be expressed by the following formula.

$$I_{\text{RMS}_{CIN}} = \frac{\Delta I_{\text{L}}}{2\sqrt{3}} = \frac{0.73}{2\sqrt{3}} = 0.21 \text{[Arms]}$$

When selecting the input capacitor, carry out an evaluation based on the application, and use a capacitor that has adequate margin.

Selecting the Output Capacitor

The output capacitor is an important component that determines output ripple noise. Equivalent Series Resistance (ESR), ripple current, and capacitor breakdown voltage are important in determining the output capacitor.

The output ripple noise can be expressed by the following formula.

$$V_{\text{ripple}} = \text{ESR} \times \left(I_{\text{L}} + \frac{\Delta I_{\text{L}}}{2} \right) = 40m \times \left(2.69 + \frac{0.73}{2} \right) = 122 \text{ [mV]}$$

When selecting output capacitance, select a capacitor that allows for sufficient ripple current. The effective ripple current that flows in a capacitor (I_{RMS_COUT}) is obtained by the following equation.

$$I_{\text{RMS}_{\text{COUT}}} = I_{\text{OUT}} \times \sqrt{\frac{V_{\text{OUT}} - V_{\text{IN}}}{V_{\text{IN}}}} = 1.5 \times \sqrt{\frac{20 - 12}{12}} = 1.22 \text{ [Arms]}$$

Consider sufficient margin, and use a capacitor that fulfills the above spec. In the application circuit, Aluminum Electrolytic Capacitor C_{OUT} =100µF/35V are used by 2 parallel.

Setting Output Voltage

The output voltage V_{OUT} is determined by the relative resistances of R1, R2. The current that flows in R1, R2 must be a value that can ignore the bias current that flows in Error AMP.

$$V_{\text{OUT}} = \left(\frac{R2}{R1} + 1\right) \times V_{\text{B}} = \left(\frac{82k}{3.3k} + 1\right) \times 0.8 = 20.7 \text{ [V]}$$

It is easy to make a feedback loop, because the error amplifier output connects to FB pin. DC gain affects voltage sensing of the error amplifier. If AC gain increases, it affects stability of regulator due to AC gain which contains switching noise, ripple noise and the others.

Recommended way of feedback is high DC gain and low AC gain.

In this application, a feedback resistor R_{NF} =13k Ω and capacitor C_{NF} =10,000pF are connected in serial.

However, if the AC gain is lowered too much, it happens slower transient response against fast load changes. The optimum value varies according such factors as application specifications and components. Fine-tuning should be done on the actual device.

Application Characteristics



MEMO

[CAUTION] The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.

New Japan Radio Co., Ltd.