

ES-01022-6.1

Errata Sheet

This errata sheet provides updated information about known device issues affecting Stratix $^{\ensuremath{\mathbb{B}}}$ IV GX devices.

Production Device Issues for Stratix IV GX Devices

Table 1 lists the issues and affected Stratix IV GX production devices.

Table 1. Production Device Issues for Stratix IV GX Devices (Part 1 of 2)

Issue	Affected Devices	Planned Fix
"PLL phasedone Signal Stuck at Low" In some cases, the Stratix IV phase-locked loop (PLL) blocks exhibit the phasedone signal stuck at low during the PLL dynamic phase shift.	All Stratix IV GX (ES and Production) Devices	Quartus II software version 12.0 and later.
"Remote System Upgrade" The remote system upgrade feature fails when loading an invalid configuration image.	All Stratix IV GX (ES and Production) Devices	Quartus II software version 9.1 and later.
"EDCRC False Errors" The error detection CRC (SEU detection) feature may falsely assert the CRC_ERROR signal when no SEU event has occurred.	All Stratix IV GX (ES and Production) Devices	_
"PCI Express (PCIe) Gen2 Protocol Link Establishment Issue" The PCIe rate switch controller may not be initialized correctly for the PCIe Gen2 protocol, preventing the link from being established.	All Stratix IV GX (ES and Production) Devices	Quartus II software version 10.1 SP1 and later. Patches are available for the Quartus II software versions 9.1 SP2 and 10.1.
"Quartus II Software Incorrect Setting for Transceiver CDR in All Modes Except PCIe Mode" The Quartus II software incorrectly sets the CDR unit when the transceiver channel is configured in any mode except PCIe mode and the CDR is configured to automatic lock mode.	All Stratix IV GX (ES and Production) Devices	Quartus II software version 10.1 and later. Patches are available for the Quartus II software versions 9.1 SP2 and 10.0 SP1.
"Dynamic Reconfiguration Issue Between PCIe Mode and Any Other Transceiver Mode" The transceiver may not be initialized correctly if your application uses dynamic reconfiguration to change the transceiver channel between PCIe mode and any other transceiver mode.	All Stratix IV GX (ES and Production) Devices	No plan to fix silicon. Apply the reset sequence in "Dynamic Reconfiguration Issue Between PCIe Mode and Any Other Transceiver Mode".
"Quartus II Mapping Issue with PCIe Interfaces Using the Hard IP Block" The Quartus II software incorrectly maps the PCIe interfaces when using the hard IP block.	All Stratix IV GX (ES and production) devices	For more information, refer to "Quartus II Mapping Issue with PCIe Interfaces Using the Hard IP Block"



101 Innovation Drive San Jose, CA 95134 www.altera.com © 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





Issue	Affected Devices	Planned Fix
"I/O Jitter" Affected Stratix IV GX production devices may exhibit higher than expected jitter on general purpose I/O pins.	EP4SGX70, EP4SGX110, EP4SGX290, EP4SGX360, EP4SGX530	EP4SGX70 Rev B, EP4SGX110 Rev B, EP4SGX290 Rev B, EP4SGX360 Rev B, EP4SGX530 Rev E
"Fast Passive Parallel Mode Configuration Failures at High DCLK Frequency" Stratix IV GX configuration fails in FPP mode when the DCLK frequency is set to 125 MHz with a 60/40 or 40/60 duty cycle.	All production devices	_
"FPP Mode Configuration Failures When the Minimum Hold Time (t_{DH}) is set to 0 ns or 24 ns" Stratix IV GX configuration fails in FPP mode when the minimum data hold time (t_{DH}) is set to 0 ns for uncompressed and unencrypted configuration data or 24 ns for compressed and/or encrypted data.	All production devices	
"Transmitter PLL Lock (pll_locked) Status Signal" The transmitter PLL lock status signal (pll_locked) does not deassert when the pll_powerdown signal is asserted in configurations that use the reference clock pre-divider of 2, 4, or 8.	All Stratix IV GX (ES and production) devices	No plan to fix silicon. For a soft-fix solution, refer to "Transmitter PLL Lock (pll_locked) Status Signal"
"M144K RAM Block Lock-Up" M144K RAM blocks may lock up if there is a glitch in the clock source.	All production devices	_
"x8 and xN Clock Line Timing Issue for Transceivers" xN clock line performance limits data rates depending on clock source configuration.	All production devices	_
"Stratix IV GX Power-up Sequencing on Production Devices" The device fails to power up and exit POR at low temperatures when V_{CC} is powered after V_{CCAUX} .	All production devices	_
"Higher Power Supply Current During Power-Up for V_{CCPD} and $V_{CCA_L/R}$ " Higher power-up current requirements are needed for V_{CCPD} and $V_{CCA_L/R}$ power supplies.	All Stratix IV GX (ES and production) devices	Refer to "Higher Power Supply Current During Power-Up for V _{CCPD} and V _{CCA_L/R} " on page 22

Table 1. Production Device Issues for Stratix IV GX Devices (Part 2 of 2)

PLL phasedone Signal Stuck at Low

In some cases, the Stratix IV PLL blocks exhibit the phasedone signal stuck at low during the PLL dynamic phase shift. When the PLL phasedone signal is stuck at low, the intended phase shift does not happen. You can recover from the PLL phasedone signal being stuck at low by resetting the PLL or by restarting the phase shift operation by asserting the phasestep signal.

Solution

To resolve the PLL phasedone signal stuck at low issue, the Altera PLL megafunction is enhanced to automatically restart the phase shift operation internally in the Altera PLL megafunction whenever the PLL phasedone signal is stuck at low. Restarting the phase shift operation compensates for the missing phase shift operation and also recovers the phasedone signal.

This Altera PLL megafunction solution will be implemented in the Quartus II software version 12.0 and later. Altera recommends upgrading to the latest Quartus II software, regenerating the PLL megafunction, and recompiling your design.

Additionally, software patches are available for the Quartus II software versions 9.1 SP2 and 10.1 SP1 to upgrade the PLL megafunction with the solution. To download and install the Quartus II software patch, refer to the PLL Phasedone Stuck at Low Solution.

If you need additional support, file a service request using mySupport.

Remote System Upgrade

The remote system upgrade feature does not operate correctly when you initiate a reconfiguration cycle that goes from a factory configuration image to an invalid application configuration image. In this scenario, the device fails to revert back to the factory configuration image after a configuration error is detected while loading the invalid application configuration image. The failure is indicated by a continuous toggling of the nSTATUS pin.

In correct operation, the device reverts to the factory configuration image after a configuration error is detected with the invalid configuration image.

I An invalid application configuration image is classified as one of the following:

- A partially programmed application image
- A blank application image
- An application image assigned with a wrong start address

The remote system upgrade feature works correctly with all other reconfiguration trigger conditions.

This issue is addressed by enabling the Reconfig POF Checking feature in the updated ALTREMOTE_UPDATE megafunction and is available in the Quartus[®] II software version 9.1 and later.

 For more information about how to enable the Reconfig POF Checking feature, refer to AN 603: Active Serial Remote System Upgrade Reference Design.

EDCRC False Errors

The error detection cyclic redundancy check (CRC) (single event upset [SEU] detection) feature may falsely assert the CRC_ERROR signal when no SEU event has occurred. This falsely asserted CRC_ERROR signal happens because the configuration RAM is incorrectly read for the EDCRC checks. In this scenario, the configuration RAM data and the functionality of the device are not affected.

- If EDCRC is not critical to your system, turn it off.
- If EDCRC is required, insert a soft IP in your design.

For more support and to request the soft IP, file a service request using mySupport.

PCI Express (PCIe) Gen2 Protocol Link Establishment Issue

The PCI Express[®] (PCIe[®]) rate switch controller may not be initialized correctly for the PCIe Gen2 protocol, preventing the link from being established. When the rate switch controller is not initialized correctly, the transmitted TS1 training sequence is corrupted. This link establishment issue occurs intermittently and in some cases, power cycling the device may re-establish the link. This link establishment issue affects PCIe Gen2 x1, x4, and x8 configurations with and without the hard IP block. The PCIe Gen1 only configurations are not affected.

Solution

The issue is fixed in the Quartus II software versions 10.1 SP1 and later. Altera recommends upgrading to the latest Quartus II software, regenerating the IP, and recompiling your design. For complete details of the solution, refer to the PCIe Gen2 Protocol Link Solution.

Additionally, software patches are available for the Quartus II software versions 9.1 SP2 and 10.1.

To download and install the patch, refer to the PCIe Gen2 Protocol Link Solution.

Quartus II Software Incorrect Setting for Transceiver CDR in All Modes Except PCIe Mode

The Quartus II software versions 10.0 SP1 and earlier incorrectly set the clock and data recovery (CDR) unit when the transceiver channel is configured in any mode except PCIe mode and the CDR is configured to automatic lock mode. When there are no data transitions on the transceiver data inputs for an extended period of time (in the ms range), the CDR may keep the rx_freqlocked signal asserted. The CDR does not return to the lock-to-reference state and incorrect data may be recovered.



The transceiver channels configured in PCIe mode are NOT affected by this issue.

Solution

This setting issue is fixed in the Quartus II software versions 10.1 and later. Altera recommends upgrading to the latest Quartus II software and recompiling your design. For complete details of the solution, refer to the Transceiver CDR Solution.

Additionally, software patches are available for the Quartus II software versions 9.1 SP2 and 10.0 SP1.

To download and install the patch, refer to the Transceiver CDR Solution.

? If you need additional support, file a service request using Altera's mysupport.

Dynamic Reconfiguration Issue Between PCIe Mode and Any Other Transceiver Mode

If your application uses dynamic reconfiguration to change the transceiver channel between PCIe mode and any other transceiver mode, the transceiver may not be initialized correctly, resulting in receiver bit errors.

This dynamic reconfiguration issue affects dynamic reconfiguration between PCIe mode and any other transceiver mode only. Dynamic reconfiguration between any transceiver modes other than PCIe mode is not affected.

Workaround

- If you see bit errors, apply the reset sequence described in the Reset Sequence Solution.
- **?** If you need additional support, file a service request using Altera's mysupport.

Quartus II Mapping Issue with PCIe Interfaces Using the Hard IP Block

The Quartus II software versions 9.1, 9.1 SP1, and 9.1 SP2 incorrectly allow logical channel 0 to be placed in any physical channel for x1 and x4 PCIe Gen1 interfaces with the hard IP block. For correct operation with the hard IP block, logical channel 0 must be placed in physical channel 0.

This mapping issue is fixed in the Quartus II software version 10.0; however, Altera recommends upgrading to the Quartus II software version 10.0 SP1. If you have already designed or fabricated your boards using the incorrect mapping, for assistance to remedy this problem, file a service request using mySupport.

I/O Jitter

Affected Stratix IV GX production devices (refer to Table 1 on page 1) may exhibit up to \pm 50 ps higher than expected jitter on general purpose I/O pins. Transceiver I/O pins and I/O pins in LVDS mode (including dynamic phase alignment [DPA] and soft CDR) are not affected. The actual amount of additional jitter depends on the device switching activity.

The EP4SGX180 and EP4SGX230 production ordering codes are not affected.

Altera is fixing this issue in the next revision of production devices, which will meet all current jitter specifications.

• For further support, file a service request using mySupport.

Fast Passive Parallel Mode Configuration Failures at High DCLK Frequency

Stratix IV GX devices might fail to configure in FPP mode if the DCLK frequency is set to 125 MHz with a 60/40 or 40/60 duty cycle. When this configuration issue occurs, the device pulls the nSTATUS pin low and the configuration host may initiate a reconfiguration.

This problem affects all Stratix IV GX devices.

For successful FPP configuration at 125 MHz for devices with the density of the EP4SGX360 and lower (except for the EP4SGX360 F1932 and EP4SGX290 F1932 packages), set the duty cycle to **45/55**, **55/45**, or higher. This setting corresponds to a minimum DCLK high time (t_{CH}) and a minimum DCLK low time (t_{CL}) of 3.6 ns.

For EP4SGX530, EP4SGX360 F1932, and EP4SGX290 F1932 devices, reduce the DCLK frequency to 100 MHz or lower and set the duty cycle to **45/55**, **55/45**, or higher. This setting corresponds to a minimum DCLK high time (t_{CH}) and a minimum DCLK low time (t_{CL}) of 4.5 ns.

FPP Mode Configuration Failures When the Minimum Hold Time (t_{DH}) is set to 0 ns or 24 ns

Stratix IV GX devices might fail to configure in FPP mode if the minimum hold time (t_{DH}) for the configuration data is set to 0 ns for uncompressed and unencrypted configuration data, or 24 ns for compressed and/or encrypted data. When this configuration issue occurs, the device pulls the nSTATUS pin low and the configuration host may initiate a reconfiguration.

This problem affects all Stratix IV GX devices.

You can successfully configure the Stratix IV GX devices in FPP mode by setting the minimum hold time (t_{DH}) for the uncompressed and unencrypted configuration data to **1 ns** or higher. For compressed and/or encrypted data, set the minimum hold time (t_{DH}) to **3 * 1/f_{DCLK} + 1 ns** or higher (f_{DCLK} is your DCLK frequency setting). Alternatively, you can drive the configuration data out on the falling edge of the DCLK.

The MAX II Parallel Flash Loader drives out configuration data on the falling edge of the DCLK. This issue does not affect you if you use the Max II Parallel Flash Loader as the configuration controller.

Transmitter PLL Lock (pll_locked) Status Signal

The transmitter PLL lock status signal (pll_locked) does not deassert when the pll_powerdown signal is asserted in configurations that use the reference clock pre-divider of 2, 4, or 8. Figure 1 shows the reference clock pre-divider inside transmitter PLLs. This transmitter PLL lock status signal issue impacts the pll_locked status signal in both the CMU PLL and the ATX PLL.





Control and Power Down chapter in volume 2 of the *Stratix IV Device Handbook* could potentially see a link failure after coming out of reset.

You can determine whether the Transmitter PLL in your design uses a reference clock pre-divider of 2, 4, or 8 by referring to the Quartus II software Compilation Report. Figure 2 shows an example of the GXB Transmitter PLL report, which you find in the "Resources Section" under "Fitter" in the Compilation Report. If the value in the **Divide By** column reads 2, 4or 8, your design is impacted by the pll_locked status signal issue.

Figure 2. Determining Reference Clock Pre-Divider Value in the Compilation Report



If the pll_locked issue impacts your design, instantiate and connect the pll_locked_soft_logic module, as shown in Figure 3. Use the pll_locked_to_corelogic output from this module in the transceiver reset logic and any user logic that relies on the transmitter PLL lock status signal.

Figure 3. Instantiating and Connecting the pll_locked_soft_logic Module



Click pll locked soft logic to obtain the module.

Use the calibration block clock (cal_blk_clk) for the pll_locked_soft_logic module. The cal_blk_clk frequency specification ranges from 10 MHz to 125 MHz. Depending on your cal_blk_clk frequency, set the parameter p_delay_counter in the pll_locked_soft_logic so that the delay is equal to 100 µs (worst-case transmitter PLL lock time).

M144K RAM Block Lock-Up

M144K blocks may lock up if there is a glitch in the clock source when rden equals 1. In the lock-up state, the RAM block does not respond to read or write operations and requires an FPGA reconfiguration to restore operation. The block lock-up issue occurs within the M144K RAM in the Read Timer Trigger circuitry. A clock glitch may inadvertently freeze the Read Timer Trigger circuitry, locking the RAM block in its last operation. MLABs and M9K RAM blocks are not affected.

The workaround is to add clock-enable logic, an internal PLL, or clock-generation logic (for example, a clock divider). You can add clock-enable logic (internal or external) to disable the RAM block operation until the clock is stable. You can also gate the clock internally or externally. If FPGA resources permit, you can use an internal PLL or clock-generation logic to ensure a stable clock source at the RAM block input.

The Read Timer circuitry makes RAM block operation independent of the input clock duty cycle, thus maximizing design performance. If you cannot provide a stable clock, use the **DCD** option in the Quartus II software version 9.1 to work around this problem. When the M144K block uses the **DCD** option, it does not exhibit the lock-up behavior, but clock high-time requirements are increased and f_{MAX} performance is degraded.

If you cannot provide a stable clock input without glitches, to enable the **DCD** option in the Quartus II software, perform the following steps:

- 1. On the Assignments menu, click Settings.
- 2. In the Category list, select Fitter Settings.
- 3. Click More Settings.
- 4. Under Existing option settings, set M144K Block Read Clock Duty Cycle Dependency to On.
- 5. Click OK.
- 6. Compile your design.

Use the **.qsf** variable instead of the previous instructions for making a global assignment.

DCD is on globally by adding the following line to the project's **.qsf** (the default is **Off**):

set_global_assignment -name M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY ON

Alternatively, you can also apply this setting to individual M144K blocks with the Assignment Editor.

Global and per instance assignments can be mixed. For example, you can set **DCD** to **On** globally, but set it to **Off** for an instance. You can also set it to **On** for an instance.

x8 and xN Clock Line Timing Issue for Transceivers

The xN clock line timing issue in Stratix IV GX production devices affects the maximum data rate supported in the following transceiver configurations:

- Basic x8 functional mode using CMU PLL or ATX PLL (6G)
- Basic x1 and Basic x4 functional mode using ATX PLL (6G)
- Basic (PMA Direct) xN functional mode using CMU PLL or ATX PLL (6G)
- (OIF) CEI PHY Interface functional mode using ATX PLL (6G)

The maximum supported data rate in these configurations depends on:

- Transmitter PLL type (CMU PLL or ATX PLL [6G])
- Device speed grade
- V_{CCL_GXB}/V_{CCT}/V_{CCR} power supply level

The voltage supply levels can be 1.1 V or 1.2 V, depending on the data rate.

 Physical distance between the transmitter PLL and the transceiver channel (refer to the Placement Restrictions column in Table 2) Table 2 lists the maximum data rate supported in the affected configurations.

			Si	upported Data Rat		
ALTGX Functional Mode	TX PLL Type	Bonding	Speed Grade	V _{CCL_GXB} / V _{CCT} /V _{CCR} Supply Level (V) ⁽¹⁾	Max Data Rate (Gbps)	Placement Restrictions
	CMU PLL	Up to x8	All	1.1	5.0	
			C2/C3/I3	1.2 ± 0.05	6.5	
Basic x8	ATX PLL (6G)	Up to x8	All ⁽²⁾	1.1	6.5	You must use the ATX PLL (6G) between the two transceiver blocks. For more information, refer to Figure 4.
Basic x1 and Basic x4	ATX PLL (6G)	Up to x4	All ⁽²⁾	1.1	6.5	You must use the ATX PLL (6G) adjacent to the transceiver block where the channels are located. For more information, refer to Figure 5.
			All	1.1	5.0	Bonded channels must be
	CMU PLL	Up to x17	C2/C3/I3	1.2 ± 0.05	6.5	contiguous. You must use the CMU PLL in the middle transceiver block. For more information, refer to Figure 6.
		> x17	All	1.1	3.25	—
Basic (PMA Direct) xN	ATX PLL (6G)	Up to x12	All	1.1	6.5	Bonded channels must be located in two adjacent transceiver blocks. You must use the ATX PLL located between these two transceiver blocks.
			All ⁽²⁾	1.1	5.0	You must use ATX L1 PLL
		> x12	C2/C3/I3	1.2 ± 0.05	6.5	(6G) for left-side bonding. You must use ATX R1 PLL (6G) for right-side bonding. For more information, refer to Figure 7.
(OIF) CEI PHY Interface	ATX PLL (6G)	_	All <i>(2)</i>	1.1	6.375	You must use the 6G ATX PLL adjacent to the transceiver block where the channels are located.

Notes to Table 2:

(1) Contact Altera Technical Support for guidance about $V_{CCL_GXB}/V_{CCT}/V_{CCR}$ power estimation at the elevated 1.2 V supply level.

(2) The ATX PLL (6G) is not available in C4 and I4 speed grades in Stratix IV GX devices.



Figure 4. Placement Restrictions in Basic x8 Mode using ATX PLLs (6G)







Figure 6. Placement Restrictions in Basic (PMA Direct) xN (N=17) Mode using CMU PLLs



Figure 7. Placement Restrictions in Basic (PMA Direct) xN (N=24) Mode using ATX PLLs (6G)

xN Line Data Rate Restrictions in the Quartus II Software

For Stratix IV GX production devices, the Quartus II software version 9.1 does not implement the correct data rate restrictions shown in Table 2.

Follow the recommended flow in Figure 8 when you compile designs with the Quartus II software version 9.1 that target Stratix IV GX devices.

Figure 8. Recommended Flow When Compiling Designs Targeting Stratix IV GX Production Devices



The Quartus II software version 9.1 SP1 and later correctly implements the xN line data rate restrictions shown in Table 2 for Stratix IV GX production devices.

The Quartus II Compiler checks for the transmitter PLL type, the distance between the source transmitter PLL and destination channel in the xN link, and the selected power supply level. One of the following three categories applies to your design:

• **Category 1**: The configured xN line data rate is less than or equal to the maximum data rate supported by the 1.1-V power supply level specified in Table 2.

The Quartus II Compiler does not flag any errors related to the xN line issue.

Action: No action is required.

 Category 2: The configured xN line data rate is greater than the maximum data rate supported by 1.1 V, but less than or equal to that supported by the 1.2-V power supply level specified in Table 2.

The Quartus II Compiler flags the following compilation error:

"Error: Transceiver channels clocked by clock divider atom" "top_alt4gxb:top_alt4gxb_component | central_clk_div0" are configured at a data rate that is higher than that supported in Stratix IV GX/GT devices. The data rate limitation is due to a xN clock line issue. For more details on the impact of xN clock line issue, refer to the Stratix IV GX or Stratix IV GT Errata sheet section "x8 and xN Clock Line Timing Issue for Transceivers."

Action: In the Quartus II software, on the Assignments menu, click **Settings**. Click the "+" icon to expand **Operating Settings and Conditions** and select **Voltage**. Set the **VCCT_L/R**, **VCCL_GXBL/R**, and **VCCR_L/R** voltage settings from **1.1V** to **1.2V**, as shown in Figure 9. Then recompile the project.

Figure 9. Setting Voltage Levels

Category:		
General	Voltage	
- Files		
Libraries	Select the operating voltage conditions	λ.:
Device		
Operating Settings and Conditions	Name:	Setting:
Voltage	VCC voltage	0.9V
Temperature	VCCPT voltage	1.5V
E Compilation Process Settings	VCCA_PLL voltage	2.5V
 Early Timing Estimate 	VCCD_PLL voltage	0.9V
 Incremental Compilation 	VCCHIP_L voltage	0.9V
Physical Synthesis Optimizations	VCCHIP_R voltage	0.9V
EDA Tool Settings	VCCT_L voltage	1.27
Analysis & Synthesis Settings	VCCT_R voltage VCCL_GXBL voltage	1.2V 1.2V
- Fitter Settings	VCCL_GXBL voltage	1.2V
Timing Analysis Settings	VCCR L voltage	1.2V
Assembler	VCCR R voltage	1.2V
- Design Assistant	VCCA_L voltage	2.5V
- SignalTap II Logic Analyzer	VCCA_R voltage	2.5V
 Logic Analyzer Interface 	VCCH_GXBL voltage	1.4V
E Simulator Settings	VCCH_GXBR voltage	1.4V 2.5V
PowerPlay Power Analyzer Settings	VCCAUX voltage VCCID voltage	Configurable through pin assignments
SSN Analyzer	VCCHIP_L power	Opportunistically power off
	VCCHIP_R power	Opportunistically power off
	Description:	
	Specifies the voltage of the VCCT_L p current device family for more details.	ower rail supply. Refer to the device datasheet for the
		<u>R</u> eset

• **Category 3**: The configured xN line data rate is greater than the maximum data rate supported by the 1.2-V power supply level specified in Table 2.

The Quartus II Compiler flags the following compilation error:

"Error: Transceiver channels clocked by clock divider atom "top_alt4gxb:top_alt4gxb_component|central_clk_div0" are configured at a data rate that is higher than that supported in Stratix IV GX/GT devices. The data rate limitation is due to a xN clock line issue. For more information about the impact of xN clock line issue, refer to the Stratix IV GX or Stratix IV GT Errata sheet section "x8 and xN Clock Line Timing Issue for Transceivers."

Action: No action is required. Stratix IV GX devices do not support these data rates in xN line configurations.

Stratix IV GX Power-up Sequencing on Production Devices

Stratix IV GX devices might fail to power up correctly at low temperatures when the V_{CC} (0.9 V) power supply powers up after the V_{CCAUX} (2.5 V) power supply. This power-up sequencing issue occurs because the device fails to exit power-on reset (POR), as indicated by the nSTATUS pin being stuck low. Configuration cannot begin when the nSTATUS pin is low.

The problem affects all Stratix IV GX devices. Engineering sample devices are not affected.

Production devices must use the power-up sequence board design modifications to successfully power-up and exit POR on production devices, by fully powering V_{CC} before V_{CCAUX} begins to ramp. There is no dependency on the ramp rate for V_{CC} and V_{CCAUX} . The published ramp rate specifications still apply.

You can successfully use the hot socketing feature if you use the V_{CC} before V_{CCAUX} power sequence board design modification.

Contact Altera[®] Technical Support if you require assistance with implementing these board design changes.

Higher Power Supply Current During Power-Up for V_{CCPD} and $V_{CCA L/R}$

For more information, refer to "Higher Power Supply Current During Power-Up for V_{CCPD} and $V_{CCA_L/R}$ " on page 22.

Stratix IV GX ES Family Issues

Table 3 lists the issues and affected Stratix IV GX ES devices.

Table 3.	Family Issues	for Stratix IV GX ES	Devices (Part 1 of 3)
----------	---------------	----------------------	-----------------------

Issue	Affected Devices	Planned Fix
"EDCRC False Errors"		
The error detection CRC (SEU detection) feature may falsely assert the CRC_ERROR signal on some devices when no SEU event has occurred.	All Stratix IV GX (ES and Production) Devices	—
"PCI Express (PCIe) Gen2 Protocol Link Establishment Issue"	All Stratix IV GX	Quartus II software version 10.1 SP1 and later.
The PCIe rate switch controller may not be initialized correctly for the PCIe Gen2 protocol, preventing the link from being established.	(ES and Production) Devices	Patches are available for the Quartus II software versions 9.1 SP2 and 10.1.
"Quartus II Software Incorrect Setting for Transceiver CDR in All Modes Except PCIe Mode"		Quartus II software version 10.1 and later.
The Quartus II software incorrectly sets the CDR unit when the transceiver channel is configured in any mode except PCIe mode and the CDR is configured to automatic lock mode.	All Stratix IV GX (ES and Production) Devices	Patches are available for the Quartus II software versions 9.1 SP2 and 10.0 SP1.

Issue	Affected Devices	Planned Fix
"Dynamic Reconfiguration Issue Between PCIe Mode and Any Other Transceiver Mode" The transceiver may not be initialized correctly if your application uses dynamic reconfiguration to change the transceiver channel between PCIe mode and any other transceiver mode.	All Stratix IV GX (ES and Production) Devices	No plan to fix silicon. Apply reset workaround in "Dynamic Reconfiguration Issue Between PCIe Mode and Any Other Transceiver Mode".
"Quartus II Mapping Issue with PCIe Interfaces Using the Hard IP Block" The Quartus II software incorrectly maps the PCIe interfaces when using the hard IP block.	All Stratix IV GX (ES and production) devices	For more information, refer to "Quartus II Mapping Issue with PCIe Interfaces Using the Hard IP Block"
"Transmitter PLL Lock (pll_locked) Status Signal" The transmitter PLL lock status signal (pll_locked) does not deassert when the pll_powerdown signal is asserted in configurations that use the reference clock pre-divider of 2, 4, or 8.	All Stratix IV GX (ES and production) devices	No plan to fix silicon. For a soft-fix solution, refer to "Transmitter PLL Lock (pll_locked) Status Signal"
"Remote System Upgrade" Remote System Upgrade fails when loading an invalid configuration image.	EP4SGX230 ES and EP4SGX530 ES devices	Production devices
"XAUI Functional Mode Failure" Channel 0 data is shifted by one cycle with respect to Channels 1, 2, and 3.	EP4SGX230 ES and EP4SGX530 ES devices	Production devices
"Timing Issue with Two Channels in Basic (PMA Direct) Configuration" One particular channel out of a total of 24 channels (configured in Basic [PMA Direct] mode) on either side of the device does not close timing for data rates \geq 6.375.	EP4SGX530 ES devices	Production devices
"M9K/M144K RAM Block Lock-up" M9K/M144K RAM blocks may lock up if there is a glitch in the clock source.	EP4SGX230 ES and EP4SGX530 ES devices	Refer to Table 1 on page 1
"CRC Error Injection Feature" The CRC Error Injection feature may not operate correctly.	EP4SGX230 ES and EP4SGX530 ES devices	Production devices
"Higher Power Supply Current During Power-Up for V_{CCPD} and $V_{CCA_L/R}$ " Higher power-up current requirements are needed for V_{CCPD} and $V_{CCA_L/R}$ power supplies.	All Stratix IV GX (ES and production) devices	None
"M144K Write with Dual-Port Dual-Clock Modes" M144K BAM blocks may not operate correctly in	EP4SGX230 ES and	Production devices

EP4SGX530 ES devices

EP4SGX230 ES and

EP4SGX530 ES devices

Table 3. Family Issues for Stratix IV GX ES Devices (Part 2 of 3)

dual-port dual-clock modes. "Automatic Clock Switchover"

correctly.

M144K RAM blocks may not operate correctly in

Automatic clock switchover feature may not operate

Production devices

Production devices

Table 3. Family Issues for Stratix IV GX ES Devices (Part 3 of 3)

Issue	Affected Devices	Planned Fix		
"CRC Error Detection Feature"				
MLAB RAM blocks may not operate correctly with the CRC Error Detection feature enabled.	EP4SGX230 ES and EP4SGX530 ES devices	Production devices		
"Higher Transceiver Power Supply Levels for -2 Speed Grade" Stratix IV GX ES devices (-2 speed grade) require higher transceiver power supply levels.	EP4SGX230 ES and EP4SGX530 ES devices (-2 speed grade)	Production devices		
"x8 and xN Clock Line Timing Issue for Transceivers" Transceiver transmits incorrect serial bits due to timing skew on the x8 and xN clock lines.	EP4SGX230 ES and EP4SGX530 ES devices	Refer to Table 1 on page 1		
"Endpoints Using the Hard IP Implementation Incorrectly Handle CfgRd0" Refer to the <i>Endpoints Using the Hard IP</i> <i>Implementation Incorrectly Handle CfgRd0</i> section of the <i>MegaCore IP Library Release Notes and</i> <i>Errata</i> document.	EP4SGX230 ES and EP4SGX530 ES devices	Production devices		
"Higher V _{CC} Power Supply Levels"	EP4SGX230 ES devices (-2 and -2×			
Stratix IV GX ES devices require higher V_{CC} power supply levels.	speed grades) and EP4SGX530 ES devices (all speed grades)	Production devices		
"I/O Jitter"	EP4SGX230 ES and			
Stratix IV GX ES devices may exhibit higher than expected jitter on all non-transceiver I/O pins.	EP4SGX530 ES devices	Production devices		
"Higher Minimum f _{INPFD} Setting"	EP4SGX230 ES and			
Stratix IV GX ES devices may exhibit higher than expected PLL jitter at low f _{INPFD} settings.	EP4SGX530 ES devices	Production devices		
"High I/O Pin Leakage Current"				
Top and bottom I/O banks show higher leakage than the published Stratix IV Data Sheet version 3.0 specifications.	EP4SGX230 ES and EP4SGX530 ES devices	Production devices		
"Higher Standby Current for V _{CC} Power Supply"	EP4SGX230 ES and			
Higher than specified standby current on the V_{CC} supply.	EP4SGX530 ES devices	Production devices		
"Reduced M9K/M144K Performance"	EP4SGX230 ES and			
Reduced M9K/M144K performance for Stratix IV GX ES devices.	EP4SGX230 ES and EP4SGX530 ES devices	Production devices		
"Reduced Settings for Transceivers"				
Reduced ${\tt M}$ counter settings for ALTGX TX PLLs and RX CDRs.	EP4SGX230 ES devices	Production devices		
"DPA Misalignment"				
DPA circuitry in Stratix GX ES devices might get stuck at the initial configured phase or move to the optimum phase after a longer than expected period of time.	EP4SGX230 ES and EP4SGX530 ES devices	For more information, refer to "DPA Misalignment" on page 29.		

EDCRC False Errors

For more information, refer to "EDCRC False Errors" on page 4.

PCIe Gen2 Protocol Link Establishment Issue

For more information, refer to "PCI Express (PCIe) Gen2 Protocol Link Establishment Issue" on page 4.

Quartus II Software Incorrect Setting for Transceiver CDR in All Modes Except PCIe Mode

For more information, refer to "Quartus II Software Incorrect Setting for Transceiver CDR in All Modes Except PCIe Mode" on page 4.

Dynamic Reconfiguration Issue Between PCIe Mode and Any Other Transceiver Mode

For more information, refer to "Dynamic Reconfiguration Issue Between PCIe Mode and Any Other Transceiver Mode" on page 5.

Quartus II Mapping Issue with PCIe Interfaces Using the Hard IP Block

For more information, refer to "Quartus II Mapping Issue with PCIe Interfaces Using the Hard IP Block" on page 5.

Transmitter PLL Lock (pll_locked) Status Signal

For more information, refer to "Transmitter PLL Lock (pll_locked) Status Signal" on page 7.

Remote System Upgrade

For more information, refer to "Remote System Upgrade" on page 3.

XAUI Functional Mode Failure

In XAUI functional mode, the data out of the physical transceiver channel 0's Rate Match FIFO may be shifted by one byte with respect to the data of the other three channels. This shift causes incorrect idle ordered set conversion, resulting in incorrect received parallel data. The corrupted received parallel data caused by improper idle ordered set conversion or rate matcher corruption happens only during initialization or receiver channel reset (assertion of rx_analogreset or rx_digitalreset).

Figure 10 shows the channel skew.

Figure 10. Rate Match FIFO Skew

Correct Channel Alignment														
Master Channel for	channel 0	К	R	S	D		 	 	D	D	Α	R	R	К
	channel 1	К	R	D	D		 	 	D	Т	Α	R	R	К
	channel 2	К	R	D	D		 	 	D	К	А	R	R	К
	channel 3	Κ	R	D	D		 	 	D	К	Α	R	R	К
Skewed Channel O														
Master Channel for	channel 0		K	R	S	D	 	 		D	D	Α	R	R
	channel 1	К	R	D	D		 	 	D	Т	А	R	R	К
	channel 2	К	R	D	D		 	 	D	К	А	R	R	К
	channel 3	К	R	D	D		 	 	D	К	Α	R	R	К
	S = Start of P T = End of Pa D = Data Pacl A = Alignmen K = Lane Syn R = Clock Rat	icket ket t Cha chron	izatio	n Cha										

Altera provides a soft IP solution and associated documentation, available for download at: www.altera.com/patches/xaui-softip/xaui-softip-fix-reva.zip

Integrate this soft IP into the XAUI receiver data path.

This XAUI functional mode issue is fixed in production devices.

Timing Issue with Two Channels in Basic (PMA Direct) Configuration

The peripheral clock from the transmitter physical medium attachment (PMA) in channel 3 of GXBR0 and GXBL0 feed a peripheral clock through a multiplexer from a periphery clock region that is not adjacent to channel 3, causing additional routing delays. This delay causes one particular channel out of a total of 24 channels (configured in Basic [PMA Direct] mode) on either side of the device to not close timing for data rates \geq 6.375.

The workaround is to route the tx_clkout signal for channel 3 of GXBR0 and GXBL0 to a GPLL that is closest to the affected channel to re-generate the clock for the transmit side logic.

For more information about implementing this timing issue workaround with a GPLL, refer to AN 580: Achieving Timing Closure in Basic (PMA Direct) Functional Mode.

This issue is fixed in production devices.

M9K/M144K RAM Block Lock-up

The M9K and M144K blocks can lock up if the clock source glitches when rden=1, which can occur if the clock source is not from a PLL. In this state, a RAM block no longer responds to read or write operations and requires an FPGA reconfiguration to restore operation. This RAM block lock-up issue occurs in the Read Timer Trigger circuitry, where a glitch-prone non-PLL clock may inadvertently freeze the Read Timer Trigger circuitry, locking the RAM block in its last operation. All RAM block modes are affected, but MLABs are not affected.

The workaround is to add clock-enable logic, an internal PLL, or clock generation logic (for example, a clock divider). You can add clock-enable logic (internal or external) to disable RAM block operation until the clock is stable. You can also gate the clock internally or externally. If FPGA resources permit, you can use an internal PLL or clock generation logic to ensure a stable clock source at the RAM block input.

This RAM block lock-up issue is fixed in production devices.

CRC Error Injection Feature

The CRC Error Injection feature on Stratix IV GX ES devices may not operate correctly when running the EDERROR_INJECT JTAG instruction. The CRC_ERROR output status pin may remain low, incorrectly indicating no CRC errors.

This CRC error injection issue occurs only with the error injection block and is fixed in production devices. The CRC Error Detection feature operates correctly as expected, and is not affected by this issue.

If you need to use the CRC Error Injection feature with Stratix IV GX ES devices, contact Altera Technical Support.

Higher Power Supply Current During Power-Up for V_{CCPD} and $V_{CCA_L/R}$

Stratix IV GX ES devices require higher power-up current levels for V_{CCPD} and V_{CCA_L/R} power supplies than previously specified. The PowerPlay Early Power Estimator (EPE) version 9.0.1 correctly shows the V_{CCPD} and V_{CCA_L/R} power-on current for ES devices. The Quartus II software and PowerPlay EPE version 9.1 and later versions correctly show the V_{CCPD} power-on current for production devices. The Quartus II software and PowerPlay EPE versions correctly show the V_{CCPD} power-on current for production devices. The Quartus II software and PowerPlay EPE version 9.1 SP1 and later versions correctly show the V_{CCA_L/R} power-on current for production devices.

Stratix IV GX ES and production device functionality is not affected by this issue, even if your V_{CCPD} and/or V_{CCA_L/R} power supplies are designed with output current levels below what the Quartus II software and/or EPE specify. Stratix IV GX ES and production devices will power-up and operate correctly as expected, provided the supplies power up monotonically and the minimum voltage requirement is met. V_{CCPD} must meet the minimum power supply voltage requirement for the device to exit POR. After the device exits POR, the V_{CCPD} current requirements return to what is reported by Altera's power estimation tools. Overall thermal power and operating current levels are not affected by this issue.

If there are other devices on the board that share the V_{CCPD} and/or $V_{CCA_L/R}$ power supplies, you can use the Quartus II software and/or the EPE to estimate power supply current requirements. This analysis may be needed if the other devices on the board have stringent power supply integrity requirements.

There is no planned fix for the higher power-up current requirements.

M144K Write with Dual-Port Dual-Clock Modes

M144K RAM blocks in dual-port dual-clock modes may fail to operate correctly, affecting applications such as DCFIFO memories, where data is transferred between two separate clock domains.

If you use Stratix IV GX ES devices with the Quartus II software version 9.0, you must recompile your design and manually avoid all use of M144K RAM blocks in dual-port dual-clock modes. The Quartus II software version 9.0 SP1 automatically disables use of dual-port dual-clock modes in all M144K RAM blocks. In both cases, your design's usage of M9K RAM blocks may increase as a result.

This issue is fixed in production devices.

You can download a software patch to help with M144K RAM blocks in dual-port dual-clock mode failure at: http://www.altera.com/support/kdb/solutions/rd04092009_699.html

Automatic Clock Switchover

The Automatic Clock Switchover feature may fail to operate correctly on Stratix IV GX ES devices when the two clocks are running different frequencies. If both clocks are running at the same frequency, there is no impact to your design. The following modes are affected:

- Automatic
- Automatic with Manual Override

You may observe two possible issues:

- Switchover from inclk0 to inclk1, even though inclk0 is active (and vice-versa)
- clkbad[0,1] status signals may glitch, even if the input clocks are active

Manual clock switchover mode operates correctly as expected and is not affected.

This automatic clock switchover issue is fixed in production devices.

CRC Error Detection Feature

The CRC Error Detection feature, when enabled, may cause the MLAB RAM blocks to operate incorrectly in Stratix IV GX ES devices. Write operations in MLAB RAM blocks are affected with all CRC Error Detection divisor settings.

The CRC Error Detection feature operates correctly as expected. FPGA configuration bits are not affected by this issue.

Disabling the CRC Error Detection feature in your design compilation with the Quartus II software will prevent this issue from occurring in ES devices.

This CRC error detection issue is fixed in production devices.

You can download a software patch to help with the CRC Error Detection feature issue at: http://www.altera.com/support/kdb/solutions/rd04092009_699.html

Higher Transceiver Power Supply Levels for -2 Speed Grade

Stratix IV GX -2 speed grade ES devices require higher transceiver power supply levels (refer to Table 4). Stratix IV GX -2x, -3, and -4 speed grade ES devices do not require higher power supply levels.

Table 4. Power Supply Levels for Stratix IV GX ES Devices (-2 Speed Grade Only)	Table 4.	Power Supply L	evels for Stratix.	IV GX ES Devices	(-2 Speed Grade Only)
---	----------	----------------	--------------------	------------------	-----------------------

Power Supply	Power Supply Level (V)	Description
V _{CCA_L}	2.5, 3.0, 3.3	Transceiver high voltage power (left side)
V _{CCA_R}	2.5, 3.0, 3.3	Transceiver high voltage power (right side)

Stratix IV GX -2 speed grade ES devices require 3.3 V ± 3% on V_{CCA_L/R} if the maximum transceiver channel data rate is \geq 7 Gbps. Use Table 5 to determine the minimum required transceiver power supply levels.

Table 5. V_{CCA L/R} Power Supply Levels for Stratix IV GX ES Devices (-2 Speed Grade)

Maximum Data Rate (Gbps)	VCCA_L/R (V) Minimum
< 4.25	2.5 ±5%
< 7	3.0 ±5%
≤ 8.5	3.3 ±3%

 V_{CCA_L} and V_{CCA_R} can be shared from a single power supply, or separately from different power supplies, as long as all the conditions in Table 5 are met. A transceiver channel operating at <7 Gbps on the same side as a transceiver channel operating at ≥7 Gbps will operate as expected with the 3.3-V power supply level. The 3.3-V power supply level requirement also applies if the transceiver channel reconfiguration switches between data rates where the maximum is ≥7 Gbps.

To aid in your board design using Stratix IV GX ES devices, you can power both V_{CCA_L} and V_{CCA_R} with a 3.3-V power supply level even if only one side has a transceiver channel operating at \geq 7 Gbps. As indicated earlier, transceiver channels operating at < 7 Gbps will operate as expected with the higher power supply levels.

- You must specify all possible transceiver channel data rates you plan to operate in the Quartus II software with the ALTGX MegaWizard[™] Plug-In Manager.
- You must recompile your design with the Quartus II software version 9.0 if you are using Stratix IV GX -2 speed grade ES devices with transceiver channels operating at \geq 7 Gbps.

If you require 3.3 V on V_{CCA_L} or V_{CC_R}, select **3.0 V** or **Auto** in the ALTGX MegaWizard Plug-In Manager. Although the Quartus II software report files continue to indicate 3.0 V connections to V_{CCA_L} and/or V_{CCA_R}, you must instead supply 3.3 V to V_{CCA_L} and/or V_{CCA_R} on your board.

Use the Stratix IV GX PowerPlay EPE version 9.0.1 to estimate current and power/thermal requirements for Stratix IV GX -2 speed grade ES devices with the required higher power supply levels. The Stratix IV GX PowerPlay EPE version 9.0 reflects current and power estimates for production devices at data sheet specifications only.

Production devices will not operate at these higher power supply levels. If needed, design your power supplies to support dropping power supply levels back to the data sheet specification for production devices.

There are no reliability issues with Stratix IV ES devices at these higher power supply levels.

x8 and xN Clock Line Timing Issue for Transceivers

Transceiver channels in Stratix IV GX ES devices may transmit incorrect serial bits due to skew accumulated from x8 and xN clock lines. This timing issue will lead to loss-of-link synchronization.

The following configurations are affected:

- PCIe Gen2 x8 functional mode with hard IP using CMU PLL or ATX PLL (the ATX PLL will be supported in the PCIe Compiler version 9.1). For more information, refer to the *Incorrect Link Training for Stratix IV GX Gen2 x8 Hard IP Implementation* section in the *MegaCore IP Library Release Notes and Errata* document.
- Basic x8 (PCS+PMA Bonded) functional mode with CMU PLL
- PMA direct mode xN with CMU PLL or ATX PLL
- PCIe Gen2 x8 functional mode using CMU PLL or ATX PLL
- PCIe Gen2 x4 functional mode using ATX PLL
- (OIF) CEI PHY interface functional mode with ATX PLL
- Basic functional mode x1/x4/x8 with ATX PLL

Table 6 lists the updated data rate ranges and behavior for the affected configurations (system constraints permitting) if you are using Stratix IV GX ES devices.

Table 6. Updated Data Rate Ranges and Behavior for Affected Configurations with Stratix IV GX ES Devices (Part 1 of 2)

Configuration	Updated Data Rate Ranges and Behavior
PCIe Gen2 x8 functional mode with hard IP using CMU PLL or ATX PLL ⁽¹⁾	For more information about this timing issue, refer to the <i>Incorrect Link</i> <i>Training for Stratix IV GX Gen2 x8 Hard IP Implementation</i> section in the <i>MegaCore IP Library Release Notes and Errata</i> document.
Basic x8 (PCS+PMA Bonded) functional mode with CMU PLL	 5 Gbps to 6.5 Gbps (-2 speed grade with higher transceiver power supplies. V_{CCR_L/R}, V_{CCT_L/R}, and V_{CCL_GXB_L/Rn} power supplies must be set to 1.2 ± 0.05 V.) 600 Mbps to 5 Gbps (-2, -2x, -3, and -4 speed grades)

Configuration	Updated Data Rate Ranges and Behavior
	If you use a CMU PLL and:
	• if the number of contiguous bonded channels is $\leq 17^{(2)}$:
	 5 Gbps to 6.5 Gbps (-2 speed grade with higher transceiver power supplies. V_{CCR_L/R}, V_{CCT_L/R}, and V_{CCL_GXB_L/Rn} power supplies must be set to 1.2 ± 0.05 V.)
	 600 Mbps to 5 Gbps (-2, -2x, -3, and -4 speed grade)
PMA direct mode ×N with CMU PLL or ATX	if the number of contiguous bonded channels is > 17:
PLL	600 Mbps to 3.25 Gbps (-2, -2x, -3, and -4 speed grades)
	If you use an ATX PLL and:
	• if the number of contiguous bonded channels is $\leq 12^{(2)}$:
	 up to 5.4 Gbps (-2, -2x, and -3 speed grades)
	if the number of contiguous bonded channels is > 12:
	 up to 3.25 Gbps (-2, -2x, and -3 speed grades)
PCIe Gen2 x8 using CMU PLL or ATX PLL	Contact Altera Technical Support.
PCIe Gen2 x4 functional mode using ATX PLL	Use PCIe Gen2 x4 functional mode using CMU PLL only.
(OIF) CEI PHY interface functional mode with ATX PLL	3.125 Gbps to 5.4 Gbps for -2, -2x, and -3 speed grades. ⁽²⁾
Basic functional mode x1/x4/x8 with ATX PLL	Up to 5.4 Gbps for -2, -2x, and -3 speed grades. ⁽²⁾

Table 6. Updated Data Rate Ranges and Behavior for Affected Configurations with Stratix IV GX ES Devices (Part 2 of 2)

Notes to Table 6:

(1) The ATX PLL will be supported in the PCIe Compiler version 9.1.

(2) The updated data rate ranges and behaviors shown in Table 6 require the following specific placement constraints, depending on the type of transmit PLL used by the transceiver:

a. CMU PLL—the CMU PLL must be placed in the center transceiver block for a PMA direct mode xN link and on the lower transceiver block for a Basic x8 (PCS+PMA Bonded) link

b. ATX PLL—the transceiver channel must be placed in the adjacent transceiver block in Basic functional mode x1/x4 and below the center transceiver block for PMA direct mode xN

This timing issue is modeled starting from the Quartus II software version of 9.0 SP1 for the impacted Stratix IV GX ES devices. You must recompile your design and if the transceiver configuration is one of the impacted configurations listed above, the Quartus II software version 9.0 SP1 will generate a compilation error. The error message conveys the actions needed for this timing issue.

Endpoints Using the Hard IP Implementation Incorrectly Handle CfgRd0

For more information about this CfgRd0 issue, refer to the *Endpoints Using the Hard IP Implementation Incorrectly Handle CfgRd0* section of the *MegaCore IP Library Release Notes and Errata* document.

Higher V_{CC} Power Supply Levels

Stratix IV GX ES devices require higher V_{CC} power supply levels (refer to Table 7).

Power Supply	Power Supply Level (V)	Description
V _{CC}	0.95	Core voltage and periphery circuitry power supply
V _{CCD_PLL}	0.95	PLL digital power supply
V _{CCHIP_L}	0.95	Transceiver hardware interoperability platform digital power (left side)
V _{CCHIP_R}	0.95	Transceiver hardware interoperability platform digital power (right side)

 Table 7. Power Supply Levels for Stratix IV GX ES Devices

EP4SGX230 ES devices require V_{CC} , V_{CCD_PLL} , and $V_{CCHIP_L/R}$ power supplies set to 0.95 V +/- 0.03 V for -2 and -2× speed grades only.

EP4SGX530 ES devices require V_{CC} , V_{CCD_PLL} , and $V_{CCHIP_L/R}$ power supplies set to 0.95 V +/- 0.03 V for all speed grades.

Use the PowerPlay EPE version 9.0.1 to estimate current and power/thermal requirements for Stratix IV GX ES devices with the required higher power supply levels. The PowerPlay EPE version 9.0 reflects current and power estimates for production devices at data sheet specifications only.

Production devices will not operate at these higher power supply levels. If needed, design your power supplies to support dropping power supply levels back to data sheet specification for production devices.

There are no reliability issues with Stratix IV GX ES devices at these higher power supply levels.

I/O Jitter

Stratix IV GX ES devices may exhibit \pm ~100 ps higher than expected jitter on all non-transceiver I/O pins. The actual amount of additional jitter is application and toggle-rate dependent. High-speed transceiver I/O pins are unaffected and perform to data sheet specifications.

Altera has fixed this I/O jitter issue in production devices, which meet all current jitter specifications.

If you are using Stratix IV GX ES devices, you need to account for this additional timing uncertainty in all non-transceiver I/O timing closure budgets.

Higher Minimum f_{INPFD} Setting

Stratix IV GX ES devices may exhibit higher than expected PLL jitter at low f_{INPFD} settings. Raising the minimum f_{INPFD} to 25 MHz removes the additional PLL jitter in ES devices.

Altera has fixed this setting issue in production devices, which meet the current f_{INPFD} minimum of 5 MHz.

If you are using Stratix IV GX ES devices, review your f_{INPFD} settings by searching under "Nominal PFD Frequency" in each PLL section of your **.fit.rpt** compilation report file. If needed, recompile your design in the Quartus II software with modified PLL settings to achieve the higher minimum f_{INPFD} .

For more information about the ALTPLL megafunction, refer to the *Quartus II* Development Software Handbook or the Phase-Locked Loops (ALTPLL) Megafunction User Guide.

High I/O Pin Leakage Current

Top and bottom I/O pin leakage current is higher for Stratix IV GX ES devices than production devices. Side I/O banks are not affected. For Stratix IV GX ES device I/O pin leakage current on top and bottom I/O banks, refer to Table 8.

Tomp	I/O Bank Voltage			Units		
Temp.	3.0 V	2.5 V	1.8 V	1.5 V	1.2 V	UIIIIS
25°C	35	25	15	11	9	μA
85°C	140	100	60	45	35	μA

Table 8. I/O Pin Leakage Current for Top and Bottom I/O Banks

These I/O pin leakage current values apply to Stratix IV GX ES silicon only and not to production silicon.

Higher Standby Current for V_{CC} Power Supply

You can expect to see higher standby I_{CC} values on the V_{CC} power supply for Stratix IV GX ES devices than indicated in the Quartus II software version 9.0 and the PowerPlay EPE version 9.0. The higher standby I_{CC} current for the V_{CC} power supply is fixed in production devices.

Use the PowerPlay EPE version 9.0.1 to estimate current and power/thermal requirements for the Stratix IV GX ES device. The PowerPlay EPE version 9.0 will not be updated with these higher standby current values.

Reduced M9K/M144K Performance

M9K/M144K f_{MAX} and t_{CO} performance for Stratix IV GX ES devices may be lower than indicated in the Quartus II software version 8.1. Compile your design in the Quartus II software version 9.0 to estimate the impact on your design.

Reduced Settings for Transceivers

There are reduced settings for the M counter of the ALTGX transmitter (TX) PLLs and receiver (RX) CDRs in the EP4SGX230 ES device transceiver blocks. Settings with **M=16** and **M=20** in all ALTGX PLLs are removed from Basic modes and all protocol configurations. These changes resulted in blocking one configuration for Sonet OC-48 (RefCLK = 77.76 MHz).

Update your design in the ALTGX MegaWizard Plug-In Manager in the Quartus II software version 9.0 and recompile the design. In some cases, you may have to change your ALTGX input reference frequency, which can be done using the available GPLL resources or external clock inputs.

DPA Misalignment

Stratix IV GX DPA circuitry for ES devices occasionally become stuck at the initial configured phase or take significantly longer than expected to select the optimum phase. A non-ideal phase may result in data bit errors, even after the DPA lock signal has gone high. Resetting the DPA circuit may not alleviate the problem; in fact, resetting it might trigger the problem. LVDS receivers configured in DPA mode are affected. LVDS receivers configured in soft CDR mode with 0 parts-per-million (ppm) difference (synchronous interface) are also affected.

For applications with flexibility in the choice of training patterns, Altera recommends choosing bit sequences with more data transitions and a non-cyclical pattern similar to a PRBS or K28.5 code sequence.

For applications using a fixed, cyclical, or data transition sparse training pattern (for example, if you are using the SPI 4.2 protocol, which specifies a training pattern of ten 0s and ten 1s), turn on the **DPA PLL Calibration** option (available in the Quartus II software version 9.0) in the ALTLVDS MegaWizard Plug-In Manager.

There are two caveats when enabling the **DPA PLL Calibration** option:

- PLL merging (merging RX and RX or merging RX and TX PLL) is not automatically supported by the ALTLVDS megafunction; use the external PLL option to handle PLL merging separately.
- Timing for all PLL outputs is pulled in by 1/4 of the voltage controlled oscillator (VCO) phase during the PLL calibration process. This timing must be taken into account for external I/O pin timing interfaces and for clock domain transfers (without a FIFO) when the clocks are not all from this same PLL.

For more information about the **DPA PLL Calibration** option, refer to the *LVDS* SERDES Transmitter/Receiver (ALTLVDS_TX and ALTLVDS_RX) Megafunction User Guide planned release corresponding to the Quartus II software version 9.0. Until the User Guide is updated, in the interim, file a service request using mySupport.

Document Revision History

Table 9 lists the revision history for this errata sheet.

Date	Version	Changes		
February 2012	6.1	Changed Stratix V reference to Stratix IV in Table 1.		
December 2011	6.0	Added the "PLL phasedone Signal Stuck at Low" section.		
September 2011	5.9	 Added the "Remote System Upgrade" section. 		
September 2011	5.9	 Minor text edits. 		
June 2011	5.8	Added the "EDCRC False Errors" section.		
March 2011	5.7	Updated the "I/O Jitter" section of Table 1.		
December 2010	5.6	Added the "PCI Express (PCIe) Gen2 Protocol Link Establishment Issue" section.		
October 2010	5.5	 Added the "Quartus II Software Incorrect Setting for Transceiver CDR in All Modes Except PCIe Mode" and "Dynamic Reconfiguration Issue Between PCIe Mode and Any Other Transceiver Mode" sections. 		
	E A	 Added the "Quartus II Mapping Issue with PCIe Interfaces Using the Hard IP Block" section. 		
September 2010	5.4	 Added links to Table 3. 		
		 Added three headings with links to improve bookmark navigation. 		
May 2010	5.3	Added the "I/O Jitter" section.		
		Added "Fast Passive Parallel Mode Configuration Failures at High DCLK Frequency"		
	5.2	 Added "FPP Mode Configuration Failures When the Minimum Hold Time (tDH) is set to 0 ns or 24 ns" 		
April 2010		 Updated "DPA Misalignment" and removed this issue from Production devices section 		
		Updated Table 2		
		Updated "Higher Power Supply Current During Power-Up for VCCPD and VCCA_L/R"		
		 Added "Transmitter PLL Lock (pll_locked) Status Signal" 		
		Updated:		
January 2010	5.1	 "Stratix IV GX Power-up Sequencing on Production Devices" 		
		 "×8 and ×N Clock Line Timing Issue for Transceivers" 		
		 Added "DPA Misalignment" section to production devices. 		
		Added:		
		 "Stratix IV GX Production Devices" 		
November 2009		 "M144K RAM Block Lock-Up" 		
		 "×8 and ×N Clock Line Timing Issue for Transceivers" 		
	5.0	 "Stratix IV GX Power-up Issue on Production Devices" 		
		Updated the following with link to software patch:		
		 "M144K Write with Dual-Port Dual-Clock Modes" 		
		 "CRC Error Detection Feature" 		
		Updated with fix in "Automatic Clock Switchover".		

Table 9. Document Revision History (Part 2 of 2)

Date	Version	Changes
		Added:
August 2009	4.0	 "Remote System Upgrade"
	4.0	 "XAUI Functional Mode Failure"
		 "Timing Issue with Two Channels in Basic (PMA Direct) Configuration"
		 Added "M9K/M144K RAM Block Lock-up"
June 2009	3.1	 Renamed the "MLAB Issue with CRC Error Detection Feature" section to "CRC Error Detection Feature" to more accurately reflect that this is a problem with the CRC circuit within the MLAB. Revised the first sentence of this section.
		 Updated "×8 and ×N Clock Line Timing Issue for Transceivers", "M144K Write with Dual-Port Dual-Clock Modes", and "CRC Error Detection Feature" sections
		Added:
		 "CRC Error Injection Feature"
		 "Higher Power Supply Current During Power-Up for V_{CCPD} and V_{CCA_L/R}"
		 "M144K Write with Dual-Port Dual-Clock Modes"
		 "Automatic Clock Switchover"
		 "MLAB Issue with CRC Error Detection Feature"
		 "×8 and ×N Clock Line Timing Issue for Transceivers"
		"Endpoints Using the Hard IP Implementation Incorrectly Handle CfgRd0"
March 2009	3.0	 "Higher V_{CC} Power Supply Levels"
		Updated:
		 "Higher Transceiver Power Supply Levels for -2 Speed Grade" (moved to above "×8 and ×N Clock Line Timing Issue for Transceivers")
		 "I/O Jitter"
		 "Higher Minimum f_{INPFD} Setting"
		 "High I/O Pin Leakage Current"
		 "Higher Standby Current for V_{CC} Power Supply"
		"Reduced M9K/M144K Performance"
	2.0	"I/O Jitter"
February 2009		 "Higher Minimum f_{INPFD} Setting"
		 "Higher Power Supply Levels for -2 Speed Grade"
		Updated "Higher Standby Current for 0.9-V V _{CC} Supply"
		High I/O Pin Leakage Current"
		 "Higher Standby Current for 0.9-V VCC Supply"
December 2008		 "Reduced M9K/M144K Performance"
		 "Reduced Settings for Transceivers"
		"DPA Misalignment"