

The PE42441 is a HaRP<sup>™</sup> technology-enhanced absorptive SP4T RF switch designed for use in various

switching applications spanning multiple markets

insertion loss and exceptional isolation. An on-chip CMOS decode logic facilitates a two-pin low voltage

The PE42441 is manufactured on Peregrine's

including wireless infrastructure, broadband, and test &

This switch has four symmetric RF ports and delivers low

CMOS control interface. In addition, no external blocking

capacitors are required if 0 VDC is present on RF ports.

UltraCMOS<sup>®</sup> process, a patented variation of silicon-on-

Peregrine's HaRP<sup>™</sup> technology enhancements deliver high linearity and excellent harmonics performance. It is

offering the performance of GaAs with the economy and

insulator (SOI) technology on a sapphire substrate.

an innovative feature of the UltraCMOS<sup>®</sup> process,

**Product Description** 

measurement.

# **Product Specification**

# PE42441

UltraCMOS<sup>®</sup> SP4T RF Switch 10 MHz – 8 GHz

# **Features**

- Four symmetric  $50\Omega$  absorptive ports
- High isolation
  - 45 dB @ 3 GHz
  - 39 dB @ 6 GHz
  - 31 dB @ 8 GHz
- Low insertion loss
  - 0.8 dB @ 3 GHz
  - 1.0 dB @ 6 GHz
  - 1.2 dB @ 8 GHz
- High linearity
  - 58 dBm IIP3 @ 8 GHz
  - 110 dBm IIP2 @ 8 GHz
- 1.8V control logic compatible
- ESD performance

Figure 2. Package Type

- 2 kV HBM on all pins
- 100V MM on all pins
- 1 kV CDM on all pins

32-lead 5x5 mm LGA



# Figure 1. Functional Diagram

integration of conventional CMOS.

Document No. DOC-32314-2 | www.psemi.com

<sup>©2013-2014</sup> Peregrine Semiconductor Corp. All rights reserved.





# Table 1. Electrical Specifications @ 25°C, $V_{DD}$ = 3.3V (Z<sub>s</sub> = Z<sub>L</sub> = 50 $\Omega$ ), unless otherwise specified

| Parameter                                     | Path    | Condition   | Min                  | Тур                      | Max                      | Unit                 |
|---|---------|---|----------------------|--------------------------|--------------------------|----------------------|
| Operating frequency                           |         |   | 10 MHz               |                          | 8 GHz                    |                      |
| Insertion loss                                | RFC-RFX | 10 MHz – 3000 MHz<br>3000 MHz – 6000 MHz<br>6000 MHz – 7500 MHz<br>7500 MHz – 8000 MHz                                    |                      | 0.8<br>1.0<br>1.1<br>1.2 | 1.1<br>1.3<br>1.5<br>1.6 | dB<br>dB<br>dB<br>dB |
| Isolation<br>(active port to terminated port) | RFX-RFX | 10 MHz – 3000 MHz<br>3000 MHz – 6000 MHz<br>6000 MHz – 7500 MHz<br>7500 MHz – 8000 MHz                                    | 40<br>34<br>27<br>25 | 45<br>39<br>32<br>31     |                          | dB<br>dB<br>dB<br>dB |
| Isolation<br>(common port to active port)     | RFC-RFX | 10 MHz – 3000 MHz<br>3000 MHz – 6000 MHz<br>6000 MHz – 7500 MHz<br>7500 MHz – 8000 MHz                                    | 40<br>28<br>24<br>21 | 45<br>33<br>29<br>27     |                          | dB<br>dB<br>dB<br>dB |
| Return loss (common port)                     | RFX     | 10 MHz – 3000 MHz<br>3000 MHz – 6000 MHz<br>6000 MHz – 7500 MHz<br>7500 MHz – 8000 MHz                                    |                      | 23<br>18<br>14<br>13     |                          | dB<br>dB<br>dB<br>dB |
| Return loss (active port)                     | RFX     | 10 MHz – 3000 MHz<br>3000 MHz – 6000 MHz<br>6000 MHz – 7500 MHz<br>7500 MHz – 8000 MHz                                    |                      | 23<br>18<br>17<br>16     |                          | dB<br>dB<br>dB<br>dB |
| Return loss (terminated port)                 | RFX     | 10 MHz – 3000 MHz<br>3000 MHz – 6000 MHz<br>6000 MHz – 7500 MHz<br>7500 MHz – 8000 MHz                                    |                      | 18<br>13<br>11<br>10     |                          | dB<br>dB<br>dB<br>dB |
| Input 0.1 dB compression point <sup>1</sup>   | RFC-RFX | 10 MHz – 8000 MHz   |                      | 31                       |                          | dBm                  |
| Input IP3                                     | RFC-RFX | 8000 MHz  |                      | 58                       |                          | dBm                  |
| Input IP2                                     | RFC-RFX | 8000 MHz  |                      | 110                      |                          | dBm                  |
| Switching time                                |         | 50% CTRL to 90% or 10% RF   |                      | 5                        | 8                        | μs                   |
| Settling time                                 |         | 50% CTRL to 0.05 dB final value (-40 to +85°C) rising edge<br>50% CTRL to 0.05 dB final value (-40 to +85°C) falling edge |                      | 14<br>15                 | 18<br>45                 | µs<br>µs             |

Note 1: The input 0.1dB compression point is a linearity figure of merit. Refer to Table 3 for the operating RF input power (50Ω)



#### Figure 3. Pin Configuration (Top View)



#### **Table 2. Pin Descriptions**

| Pin #   | Pin<br>Name      | Description                              |
|---|------------------|--|
| 1, 3-6, 8,<br>9-12, 14-17,<br>19-22, 24-26,<br>28, 31, 32 | GND              | Ground                                   |
| 2   | RF4 <sup>1</sup> | RF port                                  |
| 7   | RF2 <sup>1</sup> | RF port                                  |
| 13  | RFC <sup>1</sup> | RF common                                |
| 18  | RF1 <sup>1</sup> | RF port                                  |
| 23  | RF3 <sup>1</sup> | RF port                                  |
| 27  | V <sub>DD</sub>  | Supply voltage                           |
| 29  | V1               | Digital control logic input 1            |
| 30  | V2               | Digital control logic input 2            |
| Pad   | GND              | Exposed pad: Ground for proper operation |

Note 1: RF pins 2, 7, 13, 18, and 23 must be at 0V DC. The RF pins do not require DC blocking capacitors for proper operation if the 0V DC requirement is met

#### **Table 3. Operating Ranges**

| Parameter   | Symbol                | Min | Тур | Max             | Unit |
|---|-----------------------|-----|-----|-----------------|------|
| Supply voltage  | V <sub>DD</sub>       | 3.0 | 3.3 | 3.55            | V    |
| Supply current  | I <sub>DD</sub>       |     | 90  | 160             | μA   |
| Digital input high (V1, V2)                                   | V <sub>IH</sub>       | 1.2 | 1.5 | V <sub>DD</sub> | V    |
| Digital input low (V1, V2)                                    | V <sub>IL</sub>       | 0   | 0   | 0.4             | V    |
| Digital input current   | I <sub>CTRL</sub>     |     |     | 1               | μA   |
| RF input power, CW <sup>1</sup><br>10 MHz – 8 GHz             | P <sub>MAX,CW</sub>   |     |     | See<br>Fig. 4   | dBm  |
| RF input power into<br>terminated ports, CW<br>10 MHz – 8 GHz | P <sub>MAX,TERM</sub> |     |     | +20             | dBm  |
| Operating temperature range                                   | T <sub>OP</sub>       | -40 |     | +85             | °C   |

Notes: 1. 100% duty cycle (-40 to +85°C, 1:1 VSWR)

#### **Table 4. Absolute Maximum Ratings**

| Parameter/Condition                     | Symbol                      | Min  | Max           | Unit |
|---|-----------------------------|------|---------------|------|
| Supply voltage                          | $V_{\text{DD}}$             | -0.3 | 4             | V    |
| Digital input voltage (V1, V2)          | V <sub>CTRL</sub>           |      | 4             | V    |
| Maximum input power<br>10 MHz – 8 GHz   | P <sub>MAX,ABS</sub>        |      | See<br>Fig. 4 | dBm  |
| Storage temperature range               | T <sub>ST</sub>             | -60  | +150          | °C   |
| ESD voltage HBM <sup>1</sup> , all pins | $V_{\text{ESD},\text{HBM}}$ |      | 2             | kV   |
| ESD voltage MM <sup>2</sup> , all pins  | V <sub>ESD,MM</sub>         |      | 100           | V    |
| ESD voltage CDM <sup>3</sup> , all pins | V <sub>ESD,MM</sub>         |      | 1             | kV   |

Notes: 1. Human Body Model (MIL-STD 883 Method 3015.7) 2. Machine Model (JEDEC JESD22-A115-A)

Machine Model (JEDEC JESD22-A115-A)
Charged Device Model (JEDEC JESD22-C101)

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.



#### **Electrostatic Discharge (ESD) Precautions**

When handling this UltraCMOS<sup>®</sup> device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating.

#### Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS<sup>®</sup> devices are immune to latch-up.

#### Switching Frequency

The PE42441 has a maximum 25 kHz switching rate. Switching frequency describes the time duration between switching events. Switching time is the time duration between the point the control signal reaches 50% of the final value and the point the output signal reaches within 10% or 90% of its target value.

# Table 5. Truth Table

| State  | V1 | V2 |
|--------|----|----|
| RF1 on | 0  | 0  |
| RF2 on | 1  | 0  |
| RF3 on | 0  | 1  |
| RF4 on | 1  | 1  |

#### **Moisture Sensitivity Level**

The Moisture Sensitivity Level rating for the PE42441 in the 32-lead 5x5 mm LGA package is MSL3.

#### **Spurious Performance**

The typical spurious performance of the PE42441 is -144 dBm.



#### Figure 4. Power De-rating Curve vs Temperature



# Typical Performance Data @ $25^{\circ}$ C and V<sub>DD</sub> = 3.3V unless otherwise specified



Figure 6. Insertion Loss vs. Temp (RFC-RFX)



Figure 7. Insertion Loss vs. V<sub>DD</sub> (RFC-RFX)



# Figure 5. Insertion Loss (RFC-RFX)



# Typical Performance Data @ 25°C and V<sub>DD</sub> = 3.3V, unless otherwise specified



# Figure 8. RFC Port Return Loss vs. Temp

# Figure 9. RFC Port Return Loss vs. $V_{DD}$



#### Figure 10. Active Port Return Loss vs. Temp



Figure 11. Active Port Return Loss vs.  $V_{\text{DD}}$ 





## Typical Performance Data @ 25°C and V<sub>DD</sub> = 3.3V, unless otherwise specified



# Figure 12. Terminated Port Return Loss vs. Temp

# Figure 13. Terminated Port Return Loss vs. $V_{\text{DD}}$



# Figure 14. Isolation vs. Temp (RFX-RFX)



Figure 15. Isolation vs. V<sub>DD</sub> (RFX-RFX)





## Typical Performance Data @ 25°C and V<sub>DD</sub> = 3.3V, unless otherwise specified





# Figure 17. Isolation vs. V<sub>DD</sub> (RFC-RFX)

## Figure 18. Linearity Performance





# **Evaluation Kit**

The SP4T switch EK Board was designed to ease customer evaluation of Peregrine's PE42441. The RF common port is connected through a 50 $\Omega$  transmission line via the top SMA connector, J1. RF1, RF2, RF3 and RF4 are connected through 50 $\Omega$  transmission lines via SMA connectors J2, J4, J3 and J5, respectively. A through 50 $\Omega$  transmission is available via SMA connectors J6 and J7. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated.

The board is constructed of a four metal layer material with a total thickness of 62 mils. The dual clad top RF layer is Rogers RO4003 material with an 8 mil RF core and er = 3.55. The middle layers provide ground for the transmission lines. The transmission lines were designed using a coplanar waveguide with ground plane model using a trace width of 15 mils, trace gaps of 10 mils, and metal thickness of 2.1 mils.

#### Figure 19. Evaluation Board Layouts



PRT-28605



# Figure 20. Evaluation Board Schematic





## Figure 21. Package Drawing



#### Figure 22. Marking Specifications





#### Figure 23. Tape and Reel Drawing



#### Table 6. Ordering Information

| Order Code | Description            | Package                  | Shipping Method  |
|------------|------------------------|--------------------------|------------------|
| PE42441A-Z | PE42441 SP4T RF switch | Green 32-lead 5x5 mm LGA | 3000 units / T&R |
| EK42441-01 | PE42441 Evaluation kit | Evaluation kit           | 1 / Box          |

#### **Sales Contact and Information**

For sales and contact information please visit www.psemi.com.

<u>Advance Information</u>: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice. *Preliminary Specification*: The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. *Product Specification*: The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

©2013-2014 Peregrine Semiconductor Corp. All rights reserved.

No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, UltraCMOS and UTSI are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp. Peregrine products are protected under one or more of the following U.S. Patents: <u>http://patents.psemi.com</u>.

Document No. DOC-32314-2 | UltraCMOS<sup>®</sup> RFIC Solutions