



Order

Now







#### UCC28780

SLUSD12A-OCTOBER 2017-REVISED FEBRUARY 2018

# UCC28780 High Frequency Active Clamp Flyback Controller

# 1 Features

- Full and Partial Zero Voltage Switching (ZVS) of Primary FET with Adaptive Control
- Programmable Timing for External Si or GaN FETs
- High Switching Frequency up to 1 MHz
- Programmable Adaptive Burst Control and Standby Mode for Light-Load Efficiency with Low Output Ripple and Audible Noise Mitigation
- Brownout Detection without Direct Line Sensing
- Accurate Programmable Over-Power Protection
   (OPP) to Support Peak Power Mode
- Fault Protections: Over-Temperature, Output Over-Voltage, Output Short-Circuit, Over-Current, and Pin Fault
- Direct Interface with Optocoupler Based Feedback Allows for Dynamically Scalable Output Voltage
- Internal Soft Start
- NTC Thermistor Interface with External Enable

# 2 Applications

- High-Density AC-to-DC Adapters for Notebook, Tablet, TV, Set-Top Box and Printer
- USB Power Delivery, Direct and Fast Mobile Chargers
- AC-to-DC or DC-to-DC Auxiliary Power Supply

# 3 Description

UCC28780 is a high-frequency active-clamp flyback controller that enables high-density AC-to-DC power supplies that comply with stringent global efficiency standards such as DoE Level VI and EU CoC V5 Tier-2. User programmable advanced control law features allow performance to be optimized for both Silicon (Si) and Gallium Nitride (GaN) power FETs. Direct operation with switching devices that combine driver and GaN FETs is further enhanced with logiclevel gate signals and enable outputs.

Zero voltage switching (ZVS) is achieved over a wide operating range with advanced auto-tuning techniques, adaptive dead-time optimization, and variable switching frequency control law. Using adaptive multimode control that changes the operation based on input and output conditions, UCC28780 enables high efficiency while mitigating audible noise. With a variable switching frequency of up to 1 MHz and accurate programmable over-power protection, which provides consistent power for thermal design across wide line range, the size of passive components can be further reduced and enable high power density.

UCC28780 works with VDS-sensing synchronous rectifier controllers, such as UCC24612, to achieve higher conversion efficiency and very compact designs.

#### Device Information<sup>(1)</sup>

ORDERABLE PART NUMBER	PACKAGE	BODY SIZE (NOM)		
UCC28780RTE	WQFN-16	3.00 mm × 3.00 mm		
UCC28780D	SOIC-16	10.33 mm × 7.50 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

45-W, 20-V GaN-ACF Adapter Efficiency

#### 96 115V<sub>AC</sub> 94 230V 92 90 CoC V5 Tier 2 Average % 88 . . . . . . . DOE Level VI Average Efficie 86 84 4-Point Avg. Efficiency: 93.9% at 115V<sub>AC</sub> 82 CoC 10% 92.5% at 230V load 80 78 25 50 75 0 100 Output Load (%)

# Simplified Schematic



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

# Table of Contents

1	Feat	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configuration and Functions	3
6	Spe	cifications	5
	6.1	Absolute Maximum Ratings	5
	6.2	ESD Ratings	5
	6.3	Recommended Operating Conditions	6
	6.4	Thermal Information of SOIC	6
	6.5	Thermal Information of WQFN	6
	6.6	Electrical Characteristics	7
	6.7	Typical Characteristics	10
7	Deta	ailed Description	12
	7.1	Overview	12
	7.2	Functional Block Diagram	13
	7.3	Detailed Pin Description	14

	7.4	Device Functional Modes	. 21
8	App	lication and Implementation	37
	8.1	Application Information	. 37
	8.2	Typical Application Circuit	. 37
9	Pow	er Supply Recommendations	51
10	Lay	out	52
	10.1	Layout Guidelines	. 52
	10.2	Layout Example	. 54
11	Dev	ice and Documentation Support	58
	11.1	Documentation Support	. 58
	11.2	Receiving Notification of Documentation Updates	s <mark>58</mark>
	11.3	Community Resources	. 58
	11.4	Trademarks	. 58
	11.5	Electrostatic Discharge Caution	. 58
	11.6	Glossary	. 58
12	Мес	hanical, Packaging, and Orderable	
	Infor	mation	59

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
February, 2018	А	Initial release.

www.ti.com







UCC28780 SLUSD12A-OCTOBER 2017-REVISED FEBRUARY 2018

www.ti.com

NSTRUMENTS

Texas

				Pin Functions
	PIN		<b>TYPE</b> <sup>(1)</sup>	DESCRIPTION
NAME	SOIC	WQFN		
BUR	15	13	I	This pin is used to program the burst level of the converter at light load. A resistive divider between REF and GND is used to set a voltage at this pin to determine the peak current level when the converter enters the adaptive burst mode. In addition, the Thevenin resistance on BUR pin (equivalent resistance of the divider resistors in parallel) is used to set an offset voltage for smooth mode transition which increases the peak current level when the converter enters the low power mode.
CS	3	1	Ι	This is the current sense input pin. This pin couples through a line-compensation resistor to a current-sense resistor to sense and control the peak primary current in each switching cycle. A current sourced from this pin, which magnitude is proportional to the converter's input voltage derived from the VS-pin input signal, creates an offset voltage across the line-compensation resistor to program an OPP level at high line.
FB	12	10	Ι	The feedback current signal to close the converter's regulation loop is coupled to this pin. This pin presents a 4-V output that is designed to have $0-\mu A$ to $75-\mu A$ current pulled out of the pin corresponding to the converter operating from full-power to zero-power conditions.
GND	2	16	G	Ground reference and return for all controller signals.
HVG	8	6	0	The high-voltage gate pin is used to control the gate of an external depletion-mode MOSFET for start-up and switch-node voltage sensing. A 2.2-nF ceramic bypass capacitor to ground is required.
NTC	11	9	Ι	This is an interface to an external NTC (negative temperature coefficient) thermistor for remote temperature sensing. Pulling this pin low shuts down PWM action and initiates a fault response.
PWMH	5	3	0	The PWMH pin is a logic-level output signal used to control the gate of the high-side clamp switch through an external gate driver.
PWML	4	2	0	The PWML pin is a logic-level output signal used to control the gate of the low-side primary switch through an external gate driver.
RDM	14	12	Ι	A resistor to ground on this pin programs a synthesized demagnetization time used to control the on-time of the high-side switch to achieve zero voltage switching on the low-side switch. The controller applies a voltage on this pin that varies with the output voltage derived from the VS pin signal.
REF	16	14	0	$5V$ reference output that requires a 0.1- $\mu$ F ceramic bypass capacitor to ground. This reference is used to power internal circuits and can supply a limited external load current.
RTZ	13	11	Ι	A resistor to ground on this pin programs an adaptive transition-to-zero delay from the turn-off edge of the high-side clamp switch to the turn-on edge of the low-side switch.
RUN	6	4	0	This output pin is high when the controller is in a run state. During start-up and wait states this output is low. It can be used to enable and disable the external gate drivers to reduce the static power consumption. There is a preset delay, $t_{D(RUN-PWML)}$ , of about 2.2 µs that delays the initiation of PWML switching after this pin has gone high.
SET	10	8	Ι	This pin is used to configure the controller to be optimized for Gallium Nitride (GaN) power FETs or silicon (Si) power FETs on the primary side. Depending on setting, it will optimize parameters of the ZVS control loop, dead-time adjustment, and protection features. When pulled high to REF pin, it is optimized for Si FETs. When pulled low to GND, it is optimized for GaN FETs.
SWS	7	5	Ι	This sensing input is used to monitor the switch-node voltage as it nears zero volts in normal operation. During start-up, this pin is connected to the VDD pin internally to allow the high-voltage sensing network to provide start-up current.
VDD	1	15	Р	Bias power input to the controller. A hold-up capacitor to ground is required for the bias power supplied from the transformer auxiliary winding to this pin.
VS	9	7	Ι	This voltage sensing input pin is coupled to the auxiliary winding of the converter's transformer via a resistor divider. The pin and the associated external resistors are used to monitor the output and input voltages of the converter.

(1) I = Input, O = Output, P = Power, G = Ground



# 6 Specifications

# 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input Voltage	VDD		38	V
	SWS	-6	38	
	VDD-SWS (Run state)	-20	38	
	CS	-0.3	3.6	
	NTC	-0.3	7	
	FB	-0.3	7	
	VS (Continuous)	-0.75	7	
	VS (Transient, 100ns Max.)	-1	7	
	RTZ	-0.3	7	
	BUR	-0.3	7	
	SET	-0.3	7	
	RDM	-0.3	7	
Output Voltage	REF	-0.3	7	V
	HVG	-0.3	25	
	PWML, PWMH, RUN	-0.3	7	
Source Current	REF		5	mA
	HVG		Self-limiting	
ource Current	VS (Continuous)		2	
	VS (Transient, 100ns Max.)		2.5	
	FB		1	
	PWML, PWMH, RUN		1	
	RTZ		Self-limiting	
	RDM		Self-limiting	
Sink Current	PWML, PWMH, RUN		1	mA
	SWS		5	mA
Operating junction temperature, $T_J$		-55	150	°C
Storage temperature, T <sub>stg</sub>		-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\rm (2)}$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

SLUSD12A-OCTOBER 2017-REVISED FEBRUARY 2018

# 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>VDD</sub>	Bias-supply operating voltage	12	34	V
C <sub>VDD</sub>	VDD capacitor	0.3		μF
C <sub>REF</sub>	REF bypass capacitor	0.1		μF
C <sub>HVG</sub>	HVG bypass capacitor	2.2		nF
TJ	Operating Junction temperature	-40	125	°C

## 6.4 Thermal Information of SOIC

		D	
	THERMAL METRIC <sup>(1)</sup>	SOIC	UNIT
		16 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	83.9	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	43.0	°C/W
$R_{\thetaJB}$	Junction-to-board thermal resistance	42.6	°C/W
ΨJT	Junction-to-top characterization parameter	10.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	42.2	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 6.5 Thermal Information of WQFN

		RTE + PAD	
	THERMAL METRIC <sup>(1)</sup>	WQFN	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	47.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	48.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	22.0	°C/W
TLΨ	Junction-to-top characterization parameter	1.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	22.0	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	6.7	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.6 Electrical Characteristics

Over operating free-air temperature range,  $V_{VDD} = 15V$ ,  $R_{RDM} = 115 \text{ k}\Omega$ ,  $R_{RTZ} = 140 \text{ k}\Omega$ ,  $V_{BUR} = 1.2 \text{ V}$ ,  $V_{SET} = 0 \text{ V}$ ,  $R_{NTC} = 50 \text{ k}\Omega$ ,  $V_{VS} = 4 \text{ V}$ ,  $V_{SWS} = 0 \text{ V}$ ,  $I_{FB} = 0 \mu A$ ,  $I_{HVG} = 25 \mu A$ , and -40 °C <  $T_J = T_A < 125$  °C (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	ТҮР	MAX	UNIT
BIAS SUPP	LY INPUT CURRENT					
RUN(STOP)	Supply current, run	No switching		2.3	3	mA
RUN(SW)	Supply current, run	Switching, I <sub>VSL</sub> = 0 µA		2.5	3.3	mA
	Supply current, wait	I <sub>FB</sub> = -85 μA		400	550	μA
I <sub>START</sub>	Supply current, start	$V_{VDD} = V_{VDD(ON)} - 100 \text{ mV}, V_{VS} = 0$		70	140	μA
I <sub>FAULT</sub>	Supply current, fault	Fault state		265	350	μA
	LTAGE LOCKOUT (UVLO)					
V <sub>VDD(ON)</sub>	VDD turn-on threshold	V <sub>VDD</sub> increasing	16.7	17.5	18.2	V
V <sub>VDD(OFF)</sub>	VDD turn-off threshold	V <sub>VDD</sub> decreasing	9.35	9.8	10.4	V
V <sub>VDD(PCT)</sub>	Offset to power cycle for long output voltage overshoot	Offset above $V_{VDD(OFF)}$ , $I_{FB} = -85 \ \mu A$	0.3	1	1.5	V
VS INPUT	5					
V <sub>VSNC</sub>	Negative clamp level	I <sub>VSL</sub> = -1.25 mA, voltage below ground	170	250	325	mV
V <sub>ZCD</sub>	Zero-crossing detection (ZCD) level	V <sub>VS</sub> decreasing	10	30	55	mV
t <sub>zc</sub>	Zero-crossing timeout delay		1.8	2.2	2.7	μs
t <sub>D(ZCD)</sub>	Propagation delay from ZCD high to PWML high	$V_{\text{VS}}$ step from 4 V to -0.1 V		20	45	ns
I <sub>VSB</sub>	Input bias current	$V_{VS} = 4 V$	-0.25	0	0.25	μA
						•
V <sub>CST(MAX)</sub>	Maximum CS threshold voltage	V <sub>CS</sub> increasing	765	800	825	mV
V <sub>CST(MIN)</sub>	Minimum CS threshold voltage	V <sub>CS</sub> decreasing, I <sub>FB</sub> = -85 μA	123	150	170	mV
t <sub>CSLEB</sub>	Leading-edge blanking time	$V_{\text{SET}} = 5 \text{ V}, V_{\text{CS}} = 1 \text{ V}$	175	200	225	ns
OOLLD	5 5 5	$V_{\text{SET}} = 0 \text{ V}, \text{ V}_{\text{CS}} = 1 \text{ V}$	115	130	145	
t <sub>D(CS)</sub>	Propagation delay of CS comparator high to PWML low	V <sub>CS</sub> step from 0 V to 1 V		15	25	ns
K <sub>LC</sub>	Line-compensation current ratio	$I_{VSL}$ = -1.25 mA, $I_{VSL}$ / current out of CS pin	22.5	25	27	A/A
RUN, PWM	L, PWMH	· · · · · ·				
V <sub>PWMLH</sub>	High level of PWML, PWMH, and	$I_{PWML(H)} = -1 \text{ mA}, I_{RUN} = -1 \text{ mA}$	4.4	5		V
V <sub>PWMHH</sub>	RUN pins					
V <sub>RUNH</sub>						
V <sub>PWMLL</sub>	Low level of PWML, PWMH, and	$I_{PWML(H)} = +1 \text{ mA}, I_{RUN} = +1 \text{ mA}$			0.5	V
V <sub>PWMHL</sub>	RUN pins					
V <sub>RUNL</sub>						
t <sub>RISE</sub>	Turn-on rise time, 10% to $90\%^{(1)}$	C <sub>LOAD</sub> = 10 pF			10	ns
t <sub>FALL</sub>	Turn-off fall time, 90% to 10% <sup>(1)</sup>	$C_{LOAD} = 10 \text{ pF}$			10	ns
t <sub>D(RUN-</sub> PWML)	Delay from RUN high to PWML high		1.8		5.4	μs
t <sub>D(VS-PWMH)</sub>	Dead-time between VS high and PWMH high	V <sub>SET</sub> = 5 V	44	55	70	ns
t <sub>D(PWML-H)</sub>	Dead-time between PWML low and PWMH high	V <sub>SET</sub> = 0 V	34	42	51	ns
t <sub>ON(MIN)</sub>	Minimum on-time of PWML in low	$V_{SET} = 5 \text{ V}, \text{ I}_{FB} = -85 \mu\text{A}, V_{CS} = 1 V$	70	90	115	ns
· · ·	power mode	$V_{SET} = 0 \text{ V}, \text{ I}_{FB} = -85 \mu\text{A}, V_{CS} = 1 \text{ V}$	48	65	80	ns

(1) Not tested in protection, and limits guaranteed by design.

# **Electrical Characteristics (continued)**

Over operating free-air temperature range,  $V_{VDD} = 15V$ ,  $R_{RDM} = 115 \text{ k}\Omega$ ,  $R_{RTZ} = 140 \text{ k}\Omega$ ,  $V_{BUR} = 1.2 \text{ V}$ ,  $V_{SET} = 0 \text{ V}$ ,  $R_{NTC} = 50 \text{ k}\Omega$ ,  $V_{VS} = 4 \text{ V}$ ,  $V_{SWS} = 0 \text{ V}$ ,  $I_{FB} = 0 \mu A$ ,  $I_{HVG} = 25 \mu A$ , and -40 °C <  $T_J = T_A < 125$  °C (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	ТҮР	MAX	UNIT
PROTECT	ION					
V <sub>OVP</sub>	Over-voltage threshold	V <sub>VS</sub> increasing	4.4	4.5	4.6	V
V <sub>OCP</sub>	Over-current threshold	V <sub>CS</sub> increasing	0.97	1.2	1.35	
V <sub>CST(OPP)</sub>	Over-power threshold on CS pin	$I_{VSL} = 0 \ \mu A$	574	600	627	mV
( )		I <sub>VSL</sub> = -333 μA	492	545	595	
		I <sub>VSL</sub> = -666 μA	426	460	492	
		I <sub>VSL</sub> = -1.25 mA	405	425	452	
K <sub>OPP</sub>	OPP threshold voltage ratio	$V_{CST(OPP)}$ ratio between $I_{VSL}$ = 0 $\mu A$ and $I_{VSL}$ = -1.25 mA	1.36	1.4	1.44	V/V
OPP	OPP fault timer	I <sub>FB</sub> = 0 A	115	160	200	ms
VSL(RUN)	VS line-sense run current	Current out of VS pin increasing	330	365	400	μA
VSL(STOP)	VS line-sense stop current	Current out of VS pin decreasing	275	305	335	
K <sub>VSL</sub>	VS line-sense ratio	I <sub>VSL(STOP)</sub> / I <sub>VSL(RUN)</sub>	0.81	0.836	0.85	A/A
во	Brown-out detection delay time	$I_{VSL} < I_{VSL(STOP)}$	35	60	75	ms
R <sub>RDM(TH)</sub>	R <sub>RDM</sub> threshold for CS pin fault		41	50	59	kΩ
t <sub>CSF1</sub>	Max. PWML on time for detecting CS pin fault	V <sub>SET</sub> = 5 V	1.6	2	2.3	μs
CSFO	Max. PWML on time for detecting CS pin fault	$R_{RDM} < R_{RDM(TH)}$ for $V_{SET} = 0 V$	0.8	1	1.15	μs
FDR	Fault-reset delay timer	OCP, OPP, OVP, SCP, or CS pin fault	1	1.5	1.9	S
T <sub>J(STOP)</sub>	Thermal shut-down temperature	Internal junction temperature	125			°C
	T					
V <sub>NTCTH</sub>	NTC shut-down voltage	Voltage decreasing	0.9	1.0	1.1	V
R <sub>NTCTH</sub>	NTC shut-down resistance	R <sub>NTC</sub> decreasing	8.7	9.5	10.3	kΩ
R <sub>NTCR</sub>	NTC recovery resistance	R <sub>NTC</sub> increasing	19.5	21.7	24	kΩ
итс	NTC pull-up current, out of pin	$R_{NTC} = 12 \ k\Omega$	85	105	120	μA
BUR INPU	T AND LOW POWER MODE					
K <sub>BUR-CST</sub>	Ratio from $V_{\text{BUR}}$ to $V_{\text{CST}}$	$V_{\text{CST}}$ between $V_{\text{CST}(\text{OPP1})}$ and 0.7 V	3.9	4	4.13	V/V
BR(UP)	Upper threshold of burst rate frequency in adaptive burst mode <sup>(1)</sup>		29	34	39	kHz
BR(LR)	Lower threshold of burst rate frequency in adaptive burst mode <sup>(1)</sup>		21	25	29	kHz
LPM	Burst rate frequency in low power mode		22	25	28	kHz
BUR	Bias current of V <sub>BUR</sub> offset in LPM		2.1	2.7	3.4	μA
RTZ INPU	r					
Z(MAX)	Maximum programmable dead-time from PWMH low to PWML high	$R_{RTZ}$ = 280 kΩ, $I_{VSL}$ = -1 mA, $V_{SET}$ = 5 V	380	480	565	ns
Z(MIN)	Minimum programmable dead-time from PWMH low to PWML high	$R_{RTZ}$ = 78.4 k $\Omega$ , $I_{VSL}$ = -1 mA, $V_{SET}$ = 0 V	66	72	86	ns
z	Dead-time from PWMH low to	I <sub>VSL</sub> = -150 μA	144	172	205	ns
	PWML high	I <sub>VSL</sub> = -450 μA	123	150	177	ns
		I <sub>VSL</sub> = -733 μA	110	125	145	ns
K <sub>TZ</sub>	T <sub>Z</sub> compensation ratio	$T_Z$ ratio between $I_{VSL}$ = -200 $\mu$ A and $I_{VSL}$ = -733 $\mu$ A	1.26	1.4	1.57	s/s



# **Electrical Characteristics (continued)**

Over operating free-air temperature range,  $V_{VDD} = 15V$ ,  $R_{RDM} = 115 \text{ k}\Omega$ ,  $R_{RTZ} = 140 \text{ k}\Omega$ ,  $V_{BUR} = 1.2 \text{ V}$ ,  $V_{SET} = 0 \text{ V}$ ,  $R_{NTC} = 50 \text{ k}\Omega$ ,  $V_{VS} = 4 \text{ V}$ ,  $V_{SWS} = 0 \text{ V}$ ,  $I_{FB} = 0 \mu A$ ,  $I_{HVG} = 25 \mu A$ , and -40 °C <  $T_J = T_A < 125$  °C (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
т					
SWS zero voltage threshold	V <sub>SET</sub> = 5 V	8.8	9	9.6	V
	V <sub>SET</sub> = 0 V	3.7	4	4.3	V
Time between SWS low to PWML high	$\rm V_{SWS}$ step from 5 V to 0 V		12	28	ns
Maximum control FB current	I <sub>FB</sub> increasing		75	95	μA
Regulated FB voltage level		4	4.3	4.65	V
FB input resistance		7	8	9.5	kΩ
UT					
REF voltage level	$I_{REF} = 0 A$	4.9	5	5.1	V
Short current of REF pin	Short REF pin	8	14	18	mA
Line regulation of V <sub>REF</sub>	$V_{VDD}$ = 12 V to 35 V	-5		7	mV
Load regulation of V <sub>REF</sub>	I <sub>REF</sub> = 0 mA to 1 mA, change in V <sub>REF</sub>	-10		10	mV
TUT					
HVG voltage level	$I_{HVG}$ = +/-200 $\mu$ A, run state	9.7	10.5	11.4	V
HVG max sink current during startup	V <sub>HVG</sub> = 13 V, start state	55	90	140	μA
Short current of HVG pin	Short HVG pin	0.4	1	1.6	mA
Line regulation of V <sub>HVG</sub>	$V_{VDD}$ = 12 V to 35 V	-25		25	mV
HVG over voltage threshold		13.0	13.8	14.6	V
т					
Maximum PWMH pulse width with maximum tuning	V <sub>SWS</sub> = 12 V	6.08	6.76	7.6	μs
Minimum PWMH pulse width with minimum tuning	V <sub>SWS</sub> = 0 V	3.05	3.4	3.8	μs
	T         SWS zero voltage threshold         Time between SWS low to PWML         high         Maximum control FB current         Regulated FB voltage level         FB input resistance         UT         REF voltage level         Short current of REF pin         Line regulation of V <sub>REF</sub> Load regulation of V <sub>REF</sub> VUT         HVG voltage level         HVG woltage level         HVG woltage level         HVG over sink current during startup         Short current of HVG pin         Line regulation of V <sub>HVG</sub> HVG over voltage threshold         T         Maximum PWMH pulse width with         maximum tuning         Minimum PWMH pulse width with	TSWS zero voltage threshold $V_{SET} = 5 V$ $V_{SET} = 0 V$ Time between SWS low to PWML high $V_{SWS}$ step from 5 V to 0 VMaximum control FB current $I_{FB}$ increasingRegulated FB voltage levelFBFB input resistance $V$ UTREF voltage level $I_{REF} = 0 A$ Short current of REF pinShort REF pinLine regulation of $V_{REF}$ $V_{VDD} = 12 V$ to 35 VLoad regulation of $V_{REF}$ $I_{REF} = 0 \text{ mA to 1 mA, change in } V_{REF}VTHVG voltage levelI_{HVG} = +/-200 \mu A, run stateHVG max sink current during startupV_{HVG} = 13 V, start stateShort current of HVG pinShort HVG pinLine regulation of V_{HVG}V_{VDD} = 12 V to 35 VHVG over voltage thresholdTMaximum PWMH pulse width withmaximum tuningV_{SWS} = 12 VMinimum PWMH pulse width withmaximum tuningV_{SWS} = 0 V$	TSWS zero voltage threshold $V_{SET} = 5 \vee$ 8.8SWS zero voltage threshold $V_{SET} = 0 \vee$ 3.7Time between SWS low to PWML high $V_{SWS}$ step from 5 V to 0 V	TSWS zero voltage threshold $V_{SET} = 5 \ V$ 8.89 $V_{SET} = 0 \ V$ 3.74Time between SWS low to PWML $V_{SWS}$ step from 5 V to 0 V12Maximum control FB current $I_{FB}$ increasing75Regulated FB voltage level44.3FB input resistance78UTREF voltage level $I_{REF} = 0 \ A$ 4.9Line regulation of V <sub>REF</sub> $V_{VDD} = 12 \ V$ to 35 V-5Load regulation of V <sub>REF</sub> $I_{REF} = 0 \ A$ to 1 mA, change in $V_{REF}$ -10UTHVG voltage level $I_{HVG} = +/-200 \ \mu$ A, run state9.7HVG voltage level $I_{HVG} = 13 \ V$ , start state55Short current of HVG pinShort HVG pin0.4Line regulation of V <sub>HVG</sub> $V_{VDD} = 12 \ V$ to 35 V-25HVG voltage level $I_{HVG} = 13 \ V$ , start state5590Short current of HVG pinShort HVG pin0.4113.013.813.0TMaximum PWMH pulse width with $V_{SWS} = 12 \ V$ 6.086.76Minimum PWMH pulse width with $V_{SWS} = 0 \ V$ 3.053.4	T         SWS zero voltage threshold $V_{SET} = 5 V$ 8.8         9         9.6           VSET = 0 V         3.7         4         4.3           Time between SWS low to PWML $V_{SWS}$ step from 5 V to 0 V         12         28           Maximum control FB current $I_{FB}$ increasing         75         95           Regulated FB voltage level         4         4.3         4.65           FB input resistance         7         8         9.5           UT         REF voltage level         12         28           REF voltage level         4         4.3         4.65           FB input resistance         7         8         9.5           UT         REF voltage level $I_{REF} = 0 A$ 4.9         5         5.1           Short current of REF pin         Short REF pin         8         14         18           Line regulation of V <sub>REF</sub> $V_{VDD} = 12 V$ to 35 V         -5         7           Load regulation of V <sub>REF</sub> $V_{REF} = 0 \ MA to 1 \ MA, change in -10         10         10           VREF         V_{VDD} = 13 V, start state         55         90         140           Short current of HVG pin         0.4         1         1.6$

UCC28780

SLUSD12A-OCTOBER 2017-REVISED FEBRUARY 2018

TEXAS INSTRUMENTS

www.ti.com

# 6.7 Typical Characteristics

 $V_{VDD}$  = 15V,  $R_{RDM}$  = 115 k $\Omega$ ,  $R_{RTZ}$  = 140 k $\Omega$ ,  $V_{SET}$  = 0 V, and  $T_J$  =  $T_A$  = 25 °C (unless otherwise noted)





# **Typical Characteristics (continued)**





# 7 Detailed Description

# 7.1 Overview

The UCC28780 is a transition-mode (TM) active clamp flyback (ACF) controller, equipped with advanced control schemes to enable significant size reduction of passive components for higher power density and higher average efficiency. The control law is optimized for Silicon (Si) and Gallium Nitride (GaN) power FETs in a half-bridge configuration and is capable of driving high-frequency AC/DC converters up to 1 MHz. The zero voltage switching (ZVS) control of the UCC28780 is capable of auto-tuning the on-time of a high-side clamp switch (Q<sub>H</sub>) by using a unique lossless ZVS sensing network connected between the switch-node voltage (V<sub>SW</sub>) and SWS pin. The ACF controller is designed to adaptively achieve targeted full-ZVS or partial-ZVS conditions for the low-side main switch (Q<sub>L</sub>) with minimum circulating energy over wide operating conditions. Auto-tuning eliminates the risk of losing ZVS due to component tolerance, input/output voltage changes, and temperature variations, since the Q<sub>H</sub> on-time is corrected cycle-by-cycle.

Dead-times between PWML (controls  $Q_L$ ) and PWMH (controls  $Q_H$ ) are optimally adjusted to help minimize the circulating energy required for ZVS. Therefore, the overall system efficiency can be significantly improved and more consistent efficiency can be obtained in mass production of the soft-switching topology. The programming features of the RTZ, RDM, BUR, and SET pins provide rich flexibility to optimize the power stage efficiency across a range of output power and operating frequency levels.

The UCC28780 uses four different operating modes to maximize efficiency over wide load and line ranges. Adaptive amplitude modulation (AAM) adjusts the peak primary current at the higher load levels. Adaptive burst mode (ABM) modulates the pulse count of each burst packet in the medium to light load range. Low power mode (LPM) reduces the peak primary current of each two-pulse burst packet in the very light load range. Standby power (SBP) mode minimizes the loss during no load conditions.

The unique burst mode control of the UCC28780 maximizes the light load efficiency of the ACF power stage, while avoiding the concerns of conventional burst operation - such as output ripple and audible noise. The burst control provides an enable signal through the RUN pin to dynamically manage the static current of the half-bridge driver and also adaptively disables the on-time of  $Q_{H}$ . These functions can be used to manage the quiescent power consumed by the half-bridge driver, further improving the converter's light-load efficiency and reducing its standby power.

Instead of using a conventional high-voltage resistor, the UCC28780 starts up the VDD supply voltage with an external high-voltage depletion-mode MOSFET between the SWS pin and the switch node. Fast startup is achieved with low standby power overhead. Moreover, the HVG pin controls the gate of the depletion-mode FET to also allow this MOSFET to be used in a lossless ZVS sensing. This arrangement avoids additional sensing devices.

The UCC28780 also integrates a robust set of protection features tailored to maximize the reliability. These features include internal soft start, brown in/out, output over-voltage, output over-power, system over-temperature, switch over-current, output short-circuit protection, and pin open/short.



# 7.2 Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated

## Texas Instruments

www.ti.com

# 7.3 Detailed Pin Description

## 7.3.1 BUR Pin (Programmable Burst Mode)

The voltage at the BUR pin (V<sub>BUR</sub>) sets a target peak current threshold (V<sub>CST(BUR</sub>)) which programs the onset of adaptive burst mode (ABM) and determines the clamped peak current level of switching cycles in each burst packet. When V<sub>BUR</sub> is designed higher, ABM will start at heavier output load conditions with higher peak current, so the benefit is the higher light-load efficiency but the side effect is a larger burst output voltage ripple. Therefore, 50% to 60% of output load at high line is the recommended highest load condition entering into ABM (I<sub>o(BUR)</sub>) for both Si and GaN-based ACF designs. The gain between V<sub>BUR</sub> and V<sub>CST(BUR</sub>) is a constant gain of K<sub>BUR-CST</sub>, so setting V<sub>CST(BUR)</sub> just requires properly selecting the resistor divider on the BUR pin formed by R<sub>BUR1</sub> and R<sub>BUR2</sub>. V<sub>BUR</sub> should be set between 0.7 V and 2.4 V. If V<sub>BUR</sub> is less than 0.7 V, V<sub>CST(BUR)</sub> holds at 0.7 V / K<sub>BUR-CST</sub>.

$$R_{BUR2} = \frac{R_{BUR1}K_{BUR-CST}V_{CST(BUR)}}{V_{REF} - K_{BUR-CST}V_{CST(BUR)}} = \frac{4 \times R_{BUR1}V_{CST(BUR)}}{5V - 4 \times V_{CST(BUR)}}$$
(1)

In order to enhance the mode transition between ABM and Low Power Mode (LPM), a programmable offset voltage ( $\Delta V_{BUR}$ ) is generated on top of the V<sub>BUR</sub> setting in ABM through an internal 2.7-µA current source (I<sub>BUR</sub>), as shown in Figure 12. In ABM mode, V<sub>BUR</sub> is set through the resistor voltage divider to fulfill the target average efficiency. After transition from ABM to LPM, the current source is enabled in LPM and flows out of the BUR pin, so  $\Delta V_{BUR}$  can be programmed based on the Thevenin resistance on the BUR pin, which can be expressed as

Copyright © 2018, Texas Instruments Incorporated



When V<sub>BUR</sub> becomes higher after transition to LPM, the initial peak magnetizing current in LPM is increased with larger energy per switching cycle in a burst packet, which forces UCC28780 to stay in LPM with a higher feedback current than ABM. If  $\Delta V_{BUR}$  is designed too small, it is possible that mode toggling between LPM and ABM can occur resulting in audible noise. For that situation,  $\Delta V_{BUR}$  greater than 100 mV is recommended. To minimize the noise coupling effect on  $V_{BUR}$ , a filter capacitor on the BUR pin ( $C_{BUR}$ ) may be needed.  $C_{BUR}$  needs to be properly designed to minimize the delay of generating  $\Delta V_{BUR}$  in time during mode transition. It is recommended that  $C_{BUR}$  should be sized small enough to ensure  $\Delta V_{BUR}$  settles within 40 µs, corresponding to the burst frequency of 25 kHz in LPM ( $f_{LPM}$ ). Based on three RC time constants representing 95% of a settled steady state value from a step response, the design guide of  $C_{BUR}$  is expressed as

$$C_{BUR} \le 40 \,\mu s \times \frac{R_{BUR1} + R_{BUR2}}{3R_{BUR1}R_{BUR2}}$$

(3)



# **Detailed Pin Description (continued)**

#### 7.3.2 FB Pin (Feedback Pin)

The FB pin connects to the collector of an optocoupler output transistor through an external current-limiting resistor ( $R_{FB}$ ). Depending on the operating mode, the controller uses different content of the collector current flowing out of the FB pin ( $I_{FB}$ ) to regulate the output voltage. For the operating modes based on peak current control,  $I_{FB}$  is converted into an internal peak current threshold ( $V_{CST}$ ) to modulate the amplitude of the current sense signal on the CS pin. For example, when the output voltage ( $V_O$ ) is lower than the regulation level set by the shunt regulator, the "current level" of  $I_{FB}$  moves to lower value, so  $V_{CST}$  goes up to deliver more power to the output load.

As the burst control takes over the V<sub>O</sub> regulation, where V<sub>CST</sub> is clamped to V<sub>CST(BUR)</sub>, the "current ripple" of I<sub>FB</sub> is used to modulate burst off time, as shown in Figure 13. Specifically, after a group of pulses stop bursting, the output load current starts to discharge the output capacitor, which makes V<sub>O</sub> start to decay. A proper type-III compensation on the secondary side of V<sub>O</sub> feedback loop minimizes the phase-delay between I<sub>FB</sub> current ripple and output voltage ripple. For a detailed design guide on each passive component of the type-III compensator, please refer to Application and Implementation. When the decaying I<sub>FB</sub> intersects with an internal reference current (I<sub>TH(FB)</sub>), the ripple regulator generates a new set of grouped burst pulses to deliver more power, which makes V<sub>O</sub> and I<sub>FB</sub> ripples move upward.



Figure 13. Concept of Burst Control

The nature of ripple-based control in burst mode requires additional care on the noise level of  $I_{FB}$  to improve the consistency of burst off-time between burst cycles. Firstly, a high-quality ceramic-bypass capacitor between FB pin and REF pin (C<sub>FB</sub>) is required for decoupling  $I_{FB}$  noise. A minimum of 100 pF is recommended. There is an internal 8-k $\Omega$  resistor (R<sub>FBI</sub>) connected to the FB pin that in conjunction with an external C<sub>FB</sub> forms an effective low-pass filter. On the other hand, too strong low-pass filtering with too large C<sub>FB</sub> can attenuate the  $I_{FB}$  ripple creating slope distortion of the intersection point between  $I_{FB}$  and  $I_{TH(FB)}$ , which can cause inconsistent burst off-times, even though V<sub>O</sub> stays in regulation and the  $I_{FB}$  noise is low. Secondly, since ABM utilizes the falling-edge burst-ripple content of  $I_{FB}$  to determine the beginning of every burst packet, the operation is affected if the burst-ripple content of the output voltage is too small due to using a low-ESR output capacitor, or if there is an additional low-frequency ringing on the output ripple due to using a second-order output filter.

Compared with an electrolytic-type of output capacitor, the advantage of ACF using a low-ESR output capacitor such as a polymer capacitor is to minimize the switching-ripple content of the output voltage to meet the ripple specification, but the burst-ripple content is also reduced. Therefore, the switching ripple and noise on I<sub>FB</sub> may be very close to I<sub>TH(FB)</sub>, which triggers the next burst event prematurely. For a converter using a second-order output filter, a  $\pi$  filter design as example, even though both switching-ripple and burst-ripple contents are further attenuated, additional low-frequency ringing caused by the resonance between the output filter inductor and one of the output filter capacitors is generated, which may trigger the next burst event too early as well. Therefore, applying an active ripple compensation (ARC) technique is recommended to generate a noise-free burst ripple artificially to stabilize the ABM operation of ACF using either a low-ESR output capacitor or a second-order output filter.

Figure 14 illustrates the implementation of ARC formed by a high-impedance resistor ( $R_{COMP}$ ) in series with a small-signal enhancement MOSFET ( $Q_{COMP}$ ) where its gate is controlled by the RUN pin of UCC28780. When RUN pin is in a high state which turns on  $Q_{COMP}$ ,  $R_{COMP}$  connected to FB pin creates a compensation current ( $I_{COMP}$ ), with a magnitude around  $V_{FB}$  /  $R_{COMP}$ . When RUN pin changes to a low state which turns off  $Q_{COMP}$ ,  $R_{COMP}$  and the drain-source junction capacitor of  $Q_{COMP}$  creates a slow falling edge of  $I_{COMP}$ , with a ramp slope

TEXAS INSTRUMENTS

# **Detailed Pin Description (continued)**

dependent on the RC time constant. Then, the summation of the current from the optocoupler ( $I_{OPTO}$ ) and  $I_{COMP}$  becomes the total feedback current out of FB pin ( $I_{FB}$ ) to compare with  $I_{TH(FB)}$ . As the ARC operation in Figure 15 explains, the magnitude of  $I_{COMP}$  helps to push any switching and noise content of  $I_{FB}$  away from  $I_{TH(FB)}$ , and the slow falling edge of  $I_{COMP}$  further pushes the undesirable ripple content away from  $I_{TH(FB)}$ , especially the low-frequency ringing of the  $\pi$  output filter. The magnitude of  $I_{COMP}$  can be adjusted by  $R_{COMP}$ , and 1 M $\Omega$  to 2 M $\Omega$  is the recommended value which injects around 2  $\mu$ A to 4  $\mu$ A of compensation ripple current into the loop.









# 7.3.3 VDD Pin (Device Bias Supply)

The VDD pin is the primary bias for the internal 5-V REF regulator, internal 11-V HVG regulator, other internal references, and the undervoltage lock-out (UVLO) circuit. As shown in Functional Block Diagram, the UVLO circuit connected to the VDD pin controls three power-path switches among VDD, HVG, and SWS pins, in order to allow  $Q_S$  to be able to perform both  $V_{VDD}$  startup and  $V_{SW}$  sensing for ZVS control after startup. During startup, SWS and HVG pins are connected to VDD pin allowing an external depletion-mode MOSFET ( $Q_S$ ) to charge the



## **Detailed Pin Description (continued)**

VDD capacitor ( $C_{VDD}$ ) from the switch-node voltage ( $V_{SW}$ ). After VDD startup competes, the ZVS discriminator block is enabled, so as switching logics. Then, the transformer starts delivering energy to the output capacitor ( $C_{O}$ ) every switching cycle, so both output voltage ( $V_{O}$ ) and auxiliary winding voltage ( $V_{AUX}$ ) increase. As  $V_{AUX}$  is high enough, the auxiliary winding will take over to power  $V_{VDD}$ . The UVLO circuit provides a turn-on threshold of  $V_{VDD(ON)}$  at 17.5 V and turn-off threshold of  $V_{VDD(OFF)}$  at 9.8 V. The range can accommodate lower values of VDD capacitor ( $C_{VDD}$ ) and support shorter power-on delays. 38-V maximum operating level on  $V_{VDD}$  alleviates concerns with leakage energy charging of  $C_{VDD}$  and gives added flexibility when a varying output voltage must be supported.

As  $V_{VDD}$  reaches  $V_{VDD(ON)}$ , SWS pin is disconnected from the VDD pin, so the  $C_{VDD}$  size has to be sufficient to hold  $V_{VDD}$  higher than  $V_{VDD(OFF)}$  until the positive auxiliary winding voltage is high enough to take over bias power delivery during  $V_O$  soft start. Therefore, the calculation of minimum capacitance ( $C_{VDD(MIN)}$ ) needs to consider the discharging effect from the sink current of the UCC28780 during switching in its run state ( $I_{RUN(SW)}$ ), the average operating current of driver ( $I_{DR}$ ), and the average gate charge current of half-bridge FETs ( $I_{Qg}$ ) throughout the longest time of  $V_O$  soft start ( $t_{SS(MAX)}$ ).

$$C_{VDD(MIN)} = \frac{(I_{RUN(SW)} + I_{DR} + I_{Qg})t_{SS(MAX)}}{V_{VDD(ON)} - V_{VDD(OFF)}}$$
(4)

 $t_{SS(MAX)}$  estimation should consider the averaged soft-start current ( $I_{SEC(SS)}$ ) on the secondary side of ACF, the constant-current output load ( $I_{O(SS)}$ ) (if any), maximum output capacitance ( $C_{O(MAX)}$ ), and a 1-ms time-out potentially being triggered in the startup sequence.

$$t_{SS(MAX)} = \frac{C_{O(MAX)}V_{O}}{I_{SEC(SS)} - I_{O(SS)}} + 1ms$$
(5)

During V<sub>O</sub> soft start, V<sub>CST</sub> reaches the maximum current threshold on the CS pin (V<sub>CST(MAX)</sub>), so I<sub>SEC(SS)</sub> at the minimum voltage of the input bulk capacitor (V<sub>BULK(MIN)</sub>) can be approximated as:

$$I_{SEC(SS)} = \frac{N_{PS}V_{CST(MAX)}}{2R_{CS}} \frac{V_{BULK(MIN)}}{V_{BULK(MIN)} + N_{PS}(V_O + V_F)}$$
(6)

where  $R_{CS}$  is the current sense resistor,  $N_{PS}$  is primary-to-secondary turns ratio, and  $V_F$  is the forward voltage drop of the secondary rectifier.

For details of the startup sequencing, one can refer to the Device Functional Modes of this datasheet.

#### 7.3.4 REF Pin (Internal 5-V Bias)

The output of the internal 5-V regulator of the controller is connected to this pin. It requires a high-quality ceramic-bypass capacitor ( $C_{REF}$ ) to GND for decoupling switching noise and lowering the voltage droop as the controller transitions from wait state to run state. The minimum  $C_{REF}$  value is 0.1  $\mu$ F, and a high quality dielectric material should be used, such as a X7R. The output short current ( $I_{S(REF)}$ ) of the REF regulator is self-limited to approximately 14 mA. 5-V bias is only available after the under-voltage lock-out (UVLO) circuit enables the operation of UCC28780 after  $V_{VDD}$  reaches  $V_{VDD(ON)}$ .

#### 7.3.5 HVG and SWS Pins

The HVG pin provides a controlled voltage to the gate of the depletion-mode MOSFET ( $Q_S$ ), enabling  $Q_S$  to serve both  $V_{VDD}$  startup and lossless ZVS sensing from the high-voltage switch node ( $V_{SW}$ ). During  $V_{VDD}$  startup, the UVLO circuit commands two power-path switches connecting SWS and HVG pins to VDD pin with two internal current-limit resistors ( $R_{DDS}$  and  $R_{DDH}$ ) separately, as shown in Figure 16. In this configuration,  $Q_S$  behaves as a current source to charge the VDD capacitor ( $C_{VDD}$ ).  $R_{DDS}$  is set at 12 k $\Omega$  when  $V_{VDD}$  is below 1 V to limit the maximum fault current under VDD pin short events.  $R_{DDS}$  is reduced to 1 k $\Omega$  when  $V_{VDD}$  rises above 1 V to allow  $V_{VDD}$  to charge faster. The maximum charge current ( $I_{SWS}$ ) is affected by  $R_{DDS}$ , the external series resistance ( $R_{SWS}$ ) from SWS pin to  $Q_S$ , and the threshold voltage of  $Q_S$  ( $V_{TH(Qs)}$ ).  $I_{SWS}$  can be calculated as

$$I_{SWS} = \frac{V_{TH(Qs)}}{R_{DDS} + R_{SWS}}$$

(7)



# **Detailed Pin Description (continued)**



Copyright © 2018, Texas Instruments Incorporated

Figure 16. Operation of the VDD Startup Circuit

After  $V_{VDD}$  reaches  $V_{VDD(ON)}$ , the two power-path switches open the connections among SWS, HVG, and VDD pins. At this point, a third power-path switch connects an internal 11-V regulator to the HVG pin for configuring  $Q_S$  to perform lossless ZVS sensing. As  $Q_S$  gate is fixed at 11 V and the drain pin voltage of  $Q_S$  becomes higher than the sum of  $Q_S$  threshold voltage ( $V_{TH(Q_S)}$ ) and the 11-V gate voltage,  $Q_S$  turns off and the source pin voltage of  $Q_S$  can no longer follow the drain pin voltage change, so this gate control method makes  $Q_S$  act as a high-voltage blocking device with the drain pin connected to  $V_{SW}$ . When the controller is switching,  $V_{SW}$  can be lower than 11 V, so  $Q_S$  turns on and forces the source pin voltage to follow  $V_{SW}$ , becoming a replica of the  $V_{SW}$  waveform at the lower voltage level, as illustrated in Figure 17.

The limited window for monitoring the  $V_{SW}$  waveform suffices for ZVS control of the UCC28780, since the ZVS tuning threshold ( $V_{TH(SWS)}$ ) is lower than that, which is at 9 V for  $V_{SET}$  = 5 V and at 4 V for  $V_{SET}$  = 0 V. The 9-V threshold is the auto-tuning target of the internal adaptive ZVS control loop for realizing a partial ZVS condition on the ACF using Si primary switches. On the other hand, performing full ZVS operation is more suitable for the ACF with GaN primary switches. The 4-V threshold can help to better compensate sensing delay between  $V_{SW}$  and the SWS pin more than using a 0-V threshold. The internal 11-V regulator requires a high quality ceramic bypass capacitor ( $C_{HVG}$ ) between the HVG pin and GND for noise filtering and providing compensation to the regulator circuitry. The minimum  $C_{HVG}$  value is 2.2 nF and an X7R-type dielectric capacitor is recommended. The controller enters a fault state if the HVG pin is open or shorted to GND during  $V_{VDD}$  start-up, or if  $V_{HVG}$  overshoot is higher than  $V_{HVG(OV)}$  of 13.8 V in run state. The output short current of HVG regulator ( $I_{S(HVG)}$ ) is self-limited to around 1mA.



Copyright © 2018, Texas Instruments Incorporated

#### Figure 17. ZVS Sensing by Reusing the VDD Startup Circuit



#### **Detailed Pin Description (continued)**

#### 7.3.6 RTZ Pin (Sets Delay for Transition Time to Zero)

The dead-time between PWMH falling edge and PWML rising edge ( $t_Z$ ) serves as the wait time for V<sub>SW</sub> transition from its high level down to the target ZVS point. Since the optimal  $t_Z$  varies with V<sub>BULK</sub>, the internal dead-time optimizer automatically extends  $t_Z$  as V<sub>BULK</sub> is less than the highest voltage of the input bulk capacitor (V<sub>BULK(MAX)</sub>). The circulating energy for ZVS can be further reduced, obtaining higher efficiency at low line versus a fixed dead-time over a wide line voltage range. A resistor on RTZ pin (R<sub>RTZ</sub>) programs the minimum  $t_Z$  ( $t_{Z(MIN)}$ ) at V<sub>BULK(MAX)</sub>, which is the sum of the propagation delay of the high-side driver ( $t_{D(DR)}$ ) and the minimum resonant transition time of V<sub>SW</sub> falling edge ( $t_{LC(MIN)}$ ).

$$R_{RTZ} = K_{TZ} \times t_{Z(MIN)} = K_{TZ} \times (t_{D(DR)} + t_{LC(MIN)})$$
(8)

where  $K_{TZ}$  is equal to 11.2×10<sup>11</sup> (unit: F<sup>-1</sup>) for  $V_{SET} = 0$  V, and 5.6×10<sup>11</sup>(unit: F<sup>-1</sup>) for  $V_{SET} = 5$  V. As illustrated in Figure 18, after PWMH turns off  $Q_H$  after  $t_{D(DR)}$  delay, the negative magnetizing current ( $i_{M-}$ ) becomes an initial condition of the resonant tank formed by magnetizing inductance ( $L_M$ ) and the switch-node capacitance ( $C_{SW}$ ).  $C_{SW}$  is the total capacitive loading on the switch-node, including all junction capacitance ( $C_{OSS}$ ) of switching devices, stray capacitance of the boot-strap diode, intra-winding capacitance of the transformer, the snubber capacitor, and parasitic capacitance of the PCB traces between switch-node and ground. Unlike a conventional valley-switching flyback converter, the resonance of an active clamp flyback converter at high line does not begin at the peak of the sinusoidal trajectory. The transition time of  $V_{SW}$  takes less than half of the resonance period. The following  $t_{LC(MIN)}$  expression quantifies the transition time for  $R_{RTZ}$  calculation, where an arccosine term represents the initial angle at the resonance beginning. The value of  $\pi$  minus the arccosine term at  $V_{BULK(MAX)}$  of 375 V,  $V_O$  of 20 V, and  $N_{PS}$  of 5 is around 0.585 $\pi$ , which is close to one quarter of the resonance period.

$$t_{LC(MIN)} = [\pi - \cos^{-1}(\frac{N_{PS}(V_{O} + V_{F})}{V_{BULK(MAX)}})] \times \sqrt{L_{M}C_{SW}}$$
(9)

Figure 18. RTZ Setting for the Falling-edge Transition of  $V_{SW}$ 

**UCC28780** 

SLUSD12A-OCTOBER 2017-REVISED FEBRUARY 2018

INSTRUMENTS

www.ti.com

## **Detailed Pin Description (continued)**

### 7.3.7 RDM Pin (Sets Synthesized Demagnetization Time for ZVS Tuning)

The  $R_{RDM}$  resistor provides the power stage information to the  $t_{DM}$  optimizer for auto-tuning the on-time of PWMH to achieve ZVS within a given  $t_Z$  discharge time. The following equation calculates the resistance, based on the knowledge of the primary magnetizing inductance ( $L_M$ ), auxiliary-to-primary turns ratio ( $N_A/N_P$ ), the values of the resistor divider ( $R_{VS1}$  and  $R_{VS2}$ ) from the auxiliary winding to VS pin, and the current sense resistor ( $R_{CS}$ ). Among those parameters,  $L_M$  contributes the most variation due to its typically wider tolerance. The optimizer is equipped with wide enough on-time tuning range of PWMH to cover tolerance errors. Therefore, just typical values are enough for the calculation.

$$R_{RDM} = \frac{N_A R_{VS2}}{N_P (R_{VS1} + R_{VS2})} \frac{K_{DM} L_M}{R_{CS}}$$
(10)

where  $K_{DM}$  is equal to  $5 \times 10^9$  (unit:  $F^{-1}$ ) for both  $V_{SET} = 5$  V and 0 V.

#### 7.3.8 RUN Pin (Driver Enable Pin)

The RUN pin is a logic-level output signal to enable the gate driver. It generates a 5-V logic output when the driver should be active, and pulls down to less than 0.5 V when the driver should be disabled. During burst mode operation, the RUN pin serves as a power management function to dynamically reduce the static current of the driver, so light-load efficiency can be further improved and standby power can be minimized. In addition, there are two delays between RUN going high to first PWML pulse going high in each burst packet. The first delay is a fixed 2.2- $\mu$ s delay time, intended to provide an appropriate wake-up time for UCC28780 and the gate driver to transition from a wait state to a run state. The second delay is another 2.2- $\mu$ s timeout, t<sub>ZC</sub> in the electrical table, intended to turn on the low-side switch of the first switching cycle per burst packet around the valley point of DCM ringing by waiting for the zero crossing detection (ZCD) on the auxiliary winding voltage (V<sub>AUX</sub>). Therefore, the minimum total delay time is 2.2  $\mu$ s typically if ZCD is detected immediately after the first 2.2- $\mu$ s wake-up time, while the maximum total delay time is 4.4  $\mu$ s if ZCD is not triggered after the timeout. The total delay time with tolerance over temperature are listed as t<sub>D(RUN-PWML</sub>) in the electrical table. RUN pin can also be used to control the external active ripple compensation network to enhance the stability of the burst regulation loop.

#### 7.3.9 SET Pin

Due to different capacitance non-linearity between Si and GaN power FETs as well as different propagation delays of their drivers, SET pin is provided to program critical parameters of UCC28780 for the two distinctive power stages. Firstly, this pin sets the zero voltage threshold ( $V_{TH(SWS)}$ ) at the SWS input pin to be two different auto-tuning targets for ZVS control. When SET pin is tied to GND,  $V_{TH(SWS)}$  is set at its low level of 4 V for realizing full ZVS, which allows the low-side switch ( $Q_L$ ) to be turned on when the switch-node voltage drops close to 0 V. When SET pin is tied to REF pin,  $V_{TH(SWS)}$  is set at 9 V for implementing partial ZVS, which makes  $Q_L$  turn on at around 9V. Secondly, this pin generates different PWML-to-PWMH dead-time ( $t_{D(PWML-H)}$ ) to achieve ZVS on the high-side clamp switch ( $Q_H$ ). A fixed 40ns for  $V_{SET} = 0$  V and an adaptive adjustment for  $V_{SET} = 5$  V. Thirdly, this setting also selects the current sense leading edge blanking time ( $t_{CSLEB}$ ) to accommodate different delays of the gate drivers; 130 ns for  $V_{SET} = 0$  V and 200 ns for  $V_{SET} = 5$  V. Fourthly, the minimum PWML on-time ( $t_{ON(MIN)}$ ) in low-power mode and standby-power mode varies based on the driver capability; 65 ns for  $V_{SET} = 0$  V and 90 ns for  $V_{SET} = 5$  V. Finally, the maximum PWML on-time for detecting CS pin fault ( $t_{CSF}$ ).  $t_{CSF}$  for  $V_{SET} = 5$  V ( $t_{CSF1}$ ) is set at 2  $\mu$ s.  $t_{CSF}$  for  $V_{SET} = 0$  V ( $t_{CSF0}$ ) depends on  $R_{RDM}$ , which is configured to 1  $\mu$ s under  $R_{RDM} < R_{RDM(TH)}$ .



# 7.4 Device Functional Modes

## 7.4.1 Adaptive ZVS Control with Auto-Tuning

Figure 19 shows the simplified block diagram explaining the ZVS control of UCC28780. A high-voltage sensing network provides the replica of the switch node voltage waveform ( $V_{SW}$ ) with a limited "visible" voltage range that the SWS pin can handle. The ZVS discriminator identifies the ZVS condition and determines the adjustment direction for the on-time of PWMH ( $t_{DM}$ ) by detecting if  $V_{SW}$  reaches a predetermined ZVS threshold,  $V_{TH(SWS)}$ , within  $t_z$ , where  $t_z$  is the targeted zero voltage transition time of  $V_{SW}$  controlled by the PWMH-to-PWML dead-time optimizer.

In Figure 19,  $V_{SW}$  of the current switching cycle in the dashed line has not reached  $V_{TH(SWS)}$  after  $t_Z$  expires. The ZVS discriminator sends a TUNE signal to increase  $t_{DM}$  for the next switching cycle in the solid line, such that the negative magnetizing current ( $I_{M-}$ ) can be increased to bring  $V_{SW}$  down to a lower level in the same  $t_Z$ . After a few switching cycles, the  $t_{DM}$  optimizer settles and locks into ZVS operation of the low-side switch ( $Q_L$ ). In steady-state, there is a fine adjustment on  $t_{DM}$ , which is the least significant bit (LSB) of the ZVS tuning loop. This small change of  $t_{DM}$  in each switching cycle is too small to significantly move the ZVS condition away from the desired operating point. Figure 20 demonstrates how fast the ZVS control can lock into ZVS operation. Before the ZVS loop is settled, UCC28780 starts in a valley-switching mode as  $t_{DM}$  is not long enough to create sufficient  $I_{M-}$ . Within 15 switching cycles, the ZVS tuning loop settles and begins toggling  $t_{DM}$  with an LSB.



Copyright © 2018, Texas Instruments Incorporated

Figure 19. Block Diagram of Adaptive ZVS Control



Figure 20. Auto-Tuning Process of Adaptive ZVS Control



# **Device Functional Modes (continued)**

#### 7.4.2 Dead-Time Optimization

The dead-time optimizer in Figure 19 controls the two dead-times: the dead-time between PWMH falling edge and PWML rising edge ( $t_Z$ ), as well as the dead-time between PWML falling edge and PWMH rising edge ( $t_D(PWML-H)$ ).

The adaptive control law for  $t_Z$  of UCC28780 utilizes the line feed-forward signal to extend  $t_Z$  as  $V_{BULK}$  reduces, as shown in Figure 21. The VS pin senses  $V_{BULK}$  through the auxiliary winding voltage ( $V_{AUX}$ ) when the low-side switch ( $Q_L$ ) is on. The auxiliary winding creates a line-sensing current ( $I_{VSL}$ ) out of the VS pin flowing through the upper resistor of the voltage divider on VS pin ( $R_{VS1}$ ). Minimum  $t_Z$  ( $t_{Z(MIN)}$ ) is set at  $V_{BULK(MAX)}$  through the RTZ pin. When  $I_{VSL}$  is lower than 666  $\mu$ A,  $t_Z$  linearly increases and the maximum  $t_Z$  extension is 140% of  $t_{Z(MIN)}$ .



Figure 21. t<sub>z</sub> Control Optimized for Wide Input Voltage Range

The control law for  $t_{D(PWML-H)}$  of UCC28780 is programmable based on the SET pin voltage. When  $V_{SET} = 0$  V, a fixed delay around 40 ns is used to fit a GaN-based ACF with a fast dV/dt on the  $V_{SW}$  rising edge. With  $V_{SET} = 5$  V, the dead-time optimization is enabled to intelligently adapt to the effect of nonlinear junction capacitance of Si MOSFETs on the dV/dt of  $V_{SW}$  rising edge. The high capacitance region of the  $C_{OSS}$  curve for the Si  $Q_L$  creates a shallow ramping on  $V_{SW}$  after PWML turns off. When  $C_{OSS}$  of Si  $Q_L$  moves to the low capacitance region with  $V_{SW}$  increasing,  $V_{SW}$  starts to ramp up very quickly. Since the changing slope varies with different peak magnetizing currents as output load changes, using a fixed dead-time can potentially cause hard-switching on the high-side clamp switch ( $Q_H$ ) if the dead-time is not long enough. UCC28780 utilizes the zero crossing detect (ZCD) signal on the auxiliary-winding voltage to identify if  $V_{SW}$  overcomes the shallow ramping, and generates a 50-ns delay ( $t_{D(VS-PWMH)}$ ) before turning on PWMH. This feature allows cycle-by-cycle dead-time adjustment to avoid hard-switching of  $Q_H$ , while providing fast turn-on timing for  $Q_H$  to minimize the body-diode conduction time.







## **Device Functional Modes (continued)**

#### 7.4.3 Control Law across Entire Load Range

UCC28780 contains four modes of operation summarized in Table 1. Starting from heavier load, the AAM mode forces PWML and PWMH into complementary switching with ZVS tuning enabled. ABM mode generates a group of PWML and PWMH pulses as a burst packet, and adjusts the burst off-time to regulate the output voltage. At the same time, the burst frequency variation is confined above 20kHz by adjusting the number of PWML and PWMH pulses per packet to mitigate audible noise and reduce burst output ripple. In LPM and SBP modes, PWMH and the ZVS tuning loop are disabled, so the converter operates in valley-switching.

	MODE	OPERATION	РММН	ZVS
AAM	Adaptive Amplitude Modulation	ACF operation with PWML and PWMH in complementary switching	Enabled	Yes
ABM	Adaptive Burst Mode	Variable f <sub>BUR</sub> > 20 kHz, ACF operation in complementary switching	Enabled	Yes
LPM	Low Power Mode	Fix f <sub>BUR</sub> ≈ 25 kHz, valley-switching	Disabled	No
SBP	StandBy Power	Variable f <sub>BUR</sub> < 25 kHz, valley-switching	Disabled	No

#### **Table 1. Functional Modes**

Figure 23 addresses the critical parameter changes among the four operating modes, where  $V_{CST}$  is the peak current threshold compared with the current-sense voltage from CS pin,  $f_{SW}$  is the switching frequency of PWML,  $f_{BUR}$  is the burst frequency, and  $N_{SW}$  is the pulse number of PWML per burst packet. The following section explains the detailed operation of each mode.



Figure 23. Control Law Over Entire Load Range

## 7.4.4 Adaptive Amplitude Modulation (AAM)

The switching pattern in AAM forces PWML and PWMH to alternate in a complementary fashion with dead-time in between, as shown in Figure 24. As the load current reduces, the negative magnetizing current ( $I_{M-}$ ) stays the same, while the positive magnetizing current ( $I_{M+}$ ) reduces by the internal peak current loop to regulate the output voltage.  $I_{M+}$  generates a current-feedback signal ( $V_{CS}$ ) on CS pin through a current-sense resistor ( $R_{CS}$ ) in series with  $Q_L$ , and a peak current threshold ( $V_{CST}$ ) in the current loop controls the peak current variation. Due to the nature of transition-mode (TM) operation, lowering the peak current with lighter load conditions results in higher switching frequency. When the load current increases to an over-power condition ( $I_{O(OPP)}$ ) where  $V_{CST}$  correspondingly reaches an OPP threshold ( $V_{CST(OPP)}$ ) of the peak current loop, the OPP fault response will be triggered after a 160-ms timeout. The RUN signal stays high in AAM, so the half-bridge driver remains active.



Figure 24. PWM Pattern in AAM

# 7.4.5 Adaptive Burst Mode (ABM)

As the load current reduces to  $I_{O(BUR)}$  where  $V_{CS}$  reaches to  $V_{CST(BUR)}$  threshold, ABM starts and  $V_{CS}$  is clamped. The peak magnetizing current and the switching frequency ( $f_{SW}$ ) of each switching cycle are fixed for a given input voltage level.  $V_{CST(BUR)}$  is programmed by the BUR pin voltage ( $V_{BUR}$ ). The PWM pattern of ABM is shown in Figure 25. When RUN goes high, a delay time between RUN and PWML ( $t_{D(RUN-PWML)}$ ) is given to allow both the gate driver and the UCC28780 time to wake up from a wait state to a run state. PWML is set as the first pulse to build up the bootstrap voltage of the high-side driver before PWMH starts switching. The first PWML pulse turns on Q<sub>L</sub> close to a valley point of the DCM ringing on the switch-node voltage ( $V_{SW}$ ) by sensing the condition of zero crossing detection (ZCD) on the auxiliary winding voltage ( $V_{AUX}$ ). The following switching cycles operate in a ZVS condition, since PWMH is enabled. As the number of PWML pulses ( $N_{SW}$ ) in the burst packet reaches its target value, the RUN pin pulls low after the ZCD of the last switching cycle is detected, and forces the half-bridge driver and UCC28780 into a wait state for the quiescent current reduction of both devices. In this mode, the minimum off-time of the RUN signal is 2.2 µs and the minimum on-time of PWML is limited to the leading-edge blanking time ( $t_{CSLEB}$ ) of the peak current loop. However, more grouped pulses means more risk of higher output ripple and higher audible noise. The following equation estimates how burst frequency ( $f_{BUR}$ ) varies with output load and other parameters.

$$f_{BUR} = \frac{I_O}{I_{O(BUR)}} \frac{f_{SW}}{N_{SW}}$$
(11)

As  $I_O < I_{O(BUR)}$ ,  $f_{BUR}$  can become lower than the audible noise range if  $N_{SW}$  is fixed. In ABM,  $N_{SW}$  is modulated to ensure  $f_{BUR}$  stays above 20 kHz by monitoring  $f_{BUR}$  in each burst period. As  $I_O$  reduces,  $f_{BUR}$  becomes lower and reaches a predetermined low-level frequency threshold ( $f_{BUR(LR)}$ ) of 25 kHz. The ABM loop commands  $N_{sw}$  of both PWML and PWMH to be reduced by one pulse to maintain  $f_{BUR}$  above  $f_{BUR(LR)}$ . At the same time, the burst frequency ripple on the output voltage reduces as  $N_{SW}$  drops with the load reduction. As  $I_O$  increases,  $f_{BUR}$  becomes higher and reaches a predetermined high-level frequency threshold ( $f_{BUR(UP)}$ ) of 34 kHz. The ABM loop commands  $N_{SW}$  to be increased by one pulse to push  $f_{BUR}$  back below  $f_{BUR(UP)}$ .



This algorithm maximizes the number of pulses in each burst packet to improve light-load efficiency, while also limiting the burst output ripple and audible noise. As  $I_0$  moves below the boundary between AAM and ABM, the maximum  $N_{SW}$  is nine and the minimum  $N_{SW}$  is two. As  $I_0$  is close to the boundary between AAM and ABM, the maximum  $N_{SW}$  can be higher than nine, to provide a smoother mode transition. When the load slightly increases in this boundary, more than nine pulses are generated in a burst packet as Figure 26 shows.  $f_{BUR}$  starts to move lower than 20kHz. The burst pattern with disordered  $N_{SW}$  and inconsistent  $f_{BUR}$  among the asymmetric burst packets generates a frequency spreading effect to weaken the strength of potential audible noise, when the controller operates in the transition region. It is found that dip varnishing the transformer is a very effective way to mitigate the minor audible noise around the mode transition. ABM operation with lower peak magnetizing current through lower BUR-pin voltage can also help to minimize the potential audible noise. Generally speaking, entering ABM at around 50 to 60% of output load and using a varnished transformer provides good balance between the light-load efficiency and smooth mode transitions with minimal audible noise.



Figure 26. Mode Transition Behavior between AAM and ABM

# 7.4.6 Low Power Mode (LPM)

As N<sub>SW</sub> drops to two in ABM and the condition of  $f_{BUR}$  less than  $f_{BUR(LR)}$  is qualified under two consecutive burst periods, UCC28780 enters into LPM mode and disables PWMH. The purpose of LPM is to provide a soft peak current transition between V<sub>CST(BUR)</sub> and V<sub>CST(MIN)</sub>. LPM fixes N<sub>SW</sub> at two and sets  $f_{BUR}$  equal to  $f_{LPM}$  of 25 kHz. In LPM mode, V<sub>CST</sub> is controlled to regulate the output voltage. At the start of each burst packet, after RUN pulls high,  $t_{D(RUN-PWML)}$  is used to wake up both the gate driver and UCC28780. With PWMH disabled, the two PWML pulses turn on Q<sub>L</sub> close to valley-switching by sensing ZCD. When ZCD is detected again at the end of the second pulse, the RUN pin goes low and the UCC28780 enters its low-power wait state. In LPM mode, the

Copyright © 2017–2018, Texas Instruments Incorporated



minimum on-time of PWML can be further reduced to  $t_{ON(MIN)}$ , to allow the peak magnetizing current to be reduced beyond the level limited by  $t_{CSLEB}$  of the peak current loop. In this condition, operation of the LPM control loop is changed from a current-mode control to a voltage-mode control, so the on-time adjustment of PWML is not limited to  $t_{CSLEB}$ . With this feature, before  $f_{BUR}$  starts to fall below  $f_{LPM}$  and enters the audible frequency range of SBP mode, the peak current is low enough to limit the magnitude of audible excitation.



Figure 27. PWM Pattern in LPM

## 7.4.7 Standby Power Mode (SBP)

As  $V_{CST}$  drops to  $V_{CST(MIN)}$ , UCC28780 enters into SBP mode and PWMH continues to stay disabled. The purpose of SBP is to lower  $f_{BUR}$  in order to minimize standby power. SBP fixes  $N_{SW}$  at two and  $V_{CST}$  to  $V_{CST(MIN)}$ , while the burst off-time is adjusted to regulate the output voltage. As  $f_{BUR}$  is well below  $f_{LPM}$ , the switching-related loss can be minimized. In addition, lowering  $f_{BUR}$  forces both the gate driver and UCC28780 to remain in wait states longer to minimize the static power loss. The equivalent static current of the UCC28780 in SBP can be represented as



7.4.8 Startup Sequence

Figure 29 shows the simplified block diagram related with the VDD startup function of UCC28780, and Figure 30 addresses the startup sequence. The detailed description on the startup waveforms is :

- 1. Time interval A: The UVLO circuit commands the two internal power-path switches ( $Q_{DDS}$  and  $Q_{DDH}$ ) to build connections among SWS, VDD, and HVG pins through two serial current-limiting resistors ( $R_{DDS}$  and  $R_{DDH}$ ). The depletion-mode MOSFET ( $Q_S$ ) starts sourcing charge current ( $I_{SWS}$ ) safely from the high-voltage switchnode voltage ( $V_{SW}$ ) to the VDD capacitor ( $C_{VDD}$ ). Before  $V_{VDD}$  reaches 1 V,  $I_{SWS}$  is limited by the highresistance  $R_{DDS}$  of 12 k $\Omega$  to prevent potential device damage if  $C_{VDD}$  or VDD pin is shorted to ground.
- 2. Time interval B: After V<sub>VDD</sub> rises above 1 V, R<sub>DDS</sub> is reduced to a smaller resistance of 1 k $\Omega$ . I<sub>SWS</sub> is increased to charge C<sub>VDD</sub> faster. The maximum charge current during VDD startup can be quantified by Equation 7.
- 3. Time interval C: As V<sub>VDD</sub> reaches V<sub>VDD(ON)</sub> of 17.5 V, the ULVO circuit turns-off Q<sub>DDS</sub> to disconnect the



source pin of  $Q_S$  to  $C_{VDD}$ , and turns-off  $Q_{DDH}$  to break the gate-to-source connection of  $Q_S$ , so  $Q_S$  loses its current-charge capability.  $V_{DD}$  then starts to drop, because the 5-V regulator on REF pin starts to charge up the reference capacitor ( $C_{REF}$ ) to 5 V, which maximum charge current ( $I_{SE(REF)}$ ) is self-limited at around 14 mA. After  $V_{REF}$  is settled, the UVLO circuit turns-on another power-path switch ( $Q_{11H}$ ), so an internal 11-V regulator is connected to the HVG pin. The voltage on the HVG pin capacitor ( $C_{HVG}$ ) starts to be discharged by the regulator.

- 4. Time interval D: During discharging  $C_{HVG}$  of the recommended 2.2 nF, the sink current of the 11-V regulator  $(I_{SE(HVG)})$  is self-limited at around 90  $\mu$ A, so it takes longer than 25  $\mu$ s for settling to 11 V. If  $V_{HVG}$  reaches 11 V in less than 10 to 25  $\mu$ s, the HVG pin open fault is triggered to protect the device. Once  $V_{HVG}$  is settled to 11 V without the fault event, RUN pin goes high and UCC28780 enters a run state with  $I_{VDD} = I_{RUN}$ .
- 5. Time interval E: There is a 2.2-μs delay from RUN going high to PWML starting to switch in order to wake-up the gate driver and UCC28780.
- 6. Time interval F: This is the soft-start region of peak magnetizing current. The first purpose is to limit the supply current if the output is short. The second purpose is to push the switching frequency higher than the audible frequency range during repetitive startup situations. At the beginning of V<sub>O</sub> soft-start, the peak current is limited by two V<sub>CST</sub> thresholds. The first V<sub>CST</sub> startup threshold (V<sub>CST(SM1)</sub>) is clamped at 0.28 V and the following second threshold (V<sub>CST(SM2)</sub>) is 0.6 V. When V<sub>CST</sub> = V<sub>CST(SM1)</sub>, PWMH is disabled if the VS pin voltage (V<sub>VS</sub>) < 0.28 V, and the first five PWML pulses are forced to stay at this current level. After V<sub>VS</sub> exceeds 0.28 V and the first five PWML pulses are generated, the peak current threshold changes from V<sub>CST(SM1)</sub> to V<sub>CST(SM2)</sub>. In case of the inability to build up V<sub>O</sub> with V<sub>CST(SM1)</sub> at the beginning of the V<sub>O</sub> soft-start due to excessively large output capacitor and/or constant-current output load, there is an internal time-out of 1ms to force V<sub>CST</sub> to switch to V<sub>CST(SM2)</sub>.
- 7. Time interval G: When V<sub>VS</sub> rises above 0.6 V, V<sub>CST</sub> is allowed to reach V<sub>CST(MAX)</sub> of 0.8 V, so the rising rate of V<sub>O</sub> startup becomes faster. When PWML is in a high state, I<sub>VDD</sub> can be larger than I<sub>RUN</sub>, because the 5-V regulator provides the line-sensing current pulse (I<sub>VSL</sub>) on the VS pin to sense V<sub>BULK</sub> condition.
- 8. Time interval H: V<sub>O</sub> and V<sub>CST</sub> settle, and the auxiliary winding takes over the VDD supply. There is a switching ripple on C<sub>HVG</sub> during PWML switching, due to the dV/dt coupling of V<sub>SW</sub> through the junction capacitance of Q<sub>S</sub>. UCC28780 provides an over-voltage protection on HVG pin to avoid the risk of high overshoot under high dV/dt conditions. The over-voltage threshold of HVG pin (V<sub>HVG(OV)</sub>) is 13.8V.



Copyright © 2018, Texas Instruments Incorporated

Figure 29. Functional Startup Block Diagram



# 7.4.9 Survival Mode of VDD

When the output voltage overshoot occurs during step-down load transients, the V<sub>O</sub> feedback loop commands the UCC28780 to stop switching quickly through increasing I<sub>FB</sub>, in order to prevent additional energy from aggravating the overshoot. Since V<sub>VDD</sub> keeps dropping during this time, the conventional way to prevent a controller from shutting down is to oversize the VDD capacitor so as to hold V<sub>VDD</sub> above V<sub>VDD(OFF)</sub>. Instead, UCC28780 is equipped with the survival-mode operation to hold V<sub>VDD</sub> above V<sub>VDD(OFF)</sub> during the transient event, so the size of VDD capacitor can be significantly reduced and the PCB footprint for the auxiliary power can be minimized. Specifically, there is a ripple comparator to regulate V<sub>VDD</sub> above a 11-V threshold, which is V<sub>VDD(OFF)</sub> plus V<sub>VDD(PTC)</sub> in the electrical table. The ripple regulator is enabled when the V<sub>O</sub> feedback loop requests the UCC28780 to stop switching due to V<sub>O</sub> overshoot.

The regulator initiates unlimited PWML pulses when  $V_{VDD}$  drops lower than 11 V, and stops switching after  $V_{VDD}$  rises above 11 V. Since  $V_{VDD}$  is lower than the reflected output voltage overshoot, most of the magnetizing energy is delivered to the auxiliary winding and brings  $V_{VDD}$  above the 11-V threshold quickly. After  $V_O$  moves back to the regulation level,  $V_O$  feedback loop forces the UCC28780 to begin switching again by reducing  $I_{FB}$ , and the PWML and PWMH pulses are then controlled by the normal operating mode.

To prevent the controller from getting stuck in survival mode continuously or toggling between SBP and survival mode at zero load, some guidelines on the auxiliary power delivery path to VDD can be considered:

- 1. The normal  $V_{VDD}$  level under regulated  $V_O$  must be away from the 11-V threshold.
- 2. VDD capacitor should not be over-sized, but designed just big enough to hold  $V_{VDD} > V_{VDD(OFF)}$  under the



longest V<sub>O</sub> soft-start time.

- 3. The current-limiting resistor ( $R_{VDD1}$ ) in series with the auxiliary rectifier diode ( $D_{AUX}$ ) should not be too large, so the delivery path with lower series impedance can help the VDD capacitor charge faster.
- 4. Ensure good coupling between the auxiliary winding ( $N_{AUX}$ ) and the secondary winding ( $N_S$ ) of the transformer.

UCC28780 SLUSD12A-OCTOBER 2017-REVISED FEBRUARY 2018



## 7.4.10 System Fault Protections

The UCC28780 provides extensive protections on different system fault scenarios. The protection features are summarized in Table 2.

PROTECTION	SENSING	THRESHOLD	DELAY TO ACTION	ACTION
VDD UVLO	VDD voltage	$V_{VDD(OFF)} \le V_{VDD} \le V_{VDD(ON)}$	None	UVLO reset
Over-power protection (OPP)	CS voltage	$V_{CST(OPP)} \le V_{CST} \le V_{CST(MAX)}$	t <sub>OPP</sub> (160 ms)	t <sub>FDR</sub> restart (1.5s)
Peak current limit (PCL)	CS voltage	$V_{CST} \le V_{CST(MAX)}$		
Over-current protection (OCP)	CS voltage	$V_{CS} \ge V_{OCP}$	3 PWML pulses	t <sub>FDR</sub> restart
Output short-circuit protection (SCP)	CS, VS, and VDD voltages	(1) $V_{VDD} = V_{VDD(OFF)} \& V_{CST} \ge V_{CST(OPP)}$ ; (2) $V_{VDD} = V_{VDD(OFF)} \& V_{VS} \le 0.6 V$	≤ t <sub>OPP</sub>	t <sub>FDR</sub> restart
Output over-voltage protection (OVP)	VS voltage	$V_{VS} \ge V_{OVP}$	3 PWML pulses	t <sub>FDR</sub> restart
Brown-in detection	VS current	$I_{VSL} \le I_{VSL(RUN)}$	4 PWML pulses	UVLO reset
Brown-out detection	VS current	$I_{VSL} \leq I_{VSL(STOP)}$	t <sub>BO</sub> (60ms)	UVLO reset
Over-temperature protection (OTP)	NTC voltage	R <sub>NTC</sub> ≤ R <sub>NTCTH</sub>	3 PWML pulses	UVLO reset until R <sub>NTC</sub> ≥ R <sub>NTCR</sub>
Thermal shutdown	Junction temperature	$T_J \ge T_{J(STOP)}$	3 PWML pulses	UVLO reset

Table	2.	S١	/stem	Fault	Protection
			,		

## 7.4.10.1 Brown-In and Brown-Out

The VS pin senses the negative voltage level of the auxiliary winding during the on-time of low-side switch ( $Q_L$ ) to detect an under-voltage condition of the input AC line. When the bulk voltage ( $V_{BULK}$ ) is too low, UCC28780 stops switching and no  $V_O$  restart attempt is made until the AC input line voltage is back into normal range. As  $Q_L$  turns on with PWML, the negative voltage level of auxiliary winding voltage ( $V_{AUX}$ ) is equal to  $V_{BULK}$  divided by primary-to-auxiliary turns ratio ( $N_{PA}$ ) of the transformer, which is  $N_P / N_{A, \cdot}$ . During this time, the voltage on VS pin is clamped to about 250 mV below GND. As a result,  $V_{AUX}$  can create a line-sensing current ( $I_{VSL}$ ) out of the VS pin flowing through the upper resistor of the voltage divider on VS pin ( $R_{VS1}$ ). With  $I_{VSL}$  proportional to  $V_{BULK}$ , it can be used to compare against two under-voltage thresholds,  $I_{VSL(RUN)}$  and  $I_{VSL(STOP)}$ .

The target brown-in AC voltage ( $V_{AC(BI)}$ ) can be programmed by the proper selection of  $R_{VS1}$ . For every UVLO cycle of VDD, there are at least four initial test pulses from PWML to check  $I_{VSL}$  condition.  $I_{VSL}$  of the first test pulse is ignored. If  $I_{VSL} \leq I_{VSL(RUN)}$  is valid for the rest three consecutive test pulses, the controller stops switching, the RUN pin goes low, and a new UVLO start cycle is initiated after  $V_{VDD}$  reaches  $V_{VDD(OFF)}$ . On the other hand, if  $I_{VSL} > I_{VSL(RUN)}$  occurs,  $V_O$  soft start sequence is initiated.

$$R_{VS1} = \frac{V_{AC(BI)}\sqrt{2}}{N_{PA} \times I_{VSL(RUN)}} = \frac{N_A}{N_P} \frac{V_{AC(BI)}\sqrt{2}}{365\mu A}$$
(13)

The brown-out AC voltage ( $V_{AC(BO)}$ ) is set internally by around 83% of  $V_{AC(BI)}$ , which provides enough hysteresis to compensate for possible sensing errors through the auxiliary winding. A 60-ms timer ( $t_{BO}$ ) is used to bypass the effect of line ripple content on the  $I_{VSL}$  sensing. Only when the  $I_{VSL} \leq I_{VSL(STOP)}$  condition lasts longer than 60 ms, i.e. typically three line cycles of 50 Hz, the brown-out fault is triggered. The fault is reset after  $V_{VDD}$  reaches  $V_{VDD(OFF)}$ . Figure 31 shows an example of the timing sequence of brown-in and brown-out protections.

$$V_{AC(BO)} = \frac{I_{VSL(STOP)}}{I_{VSL(RUN)}} V_{AC(BI)} = 0.83 \times V_{AC(BI)}$$
(14)





Figure 31. Timing Diagram of Brown In/Out

# 7.4.10.2 Output Over-Voltage Protection

VS pin senses the positive voltage level of the auxiliary winding voltage (V<sub>AUX</sub>) to detect an over-voltage condition of V<sub>O</sub>. When an OVP event is triggered, UCC28780 stops switching and there is a 1.5-s fault recovery time (t<sub>FDR</sub>) before any V<sub>O</sub> restart attempt is made. As Q<sub>L</sub> turns off, the settled V<sub>AUX</sub> is equal to (V<sub>O</sub>+V<sub>F</sub>) x N<sub>AS</sub>, where N<sub>AS</sub> is the auxiliary-to-secondary turns ratio of the transformer, N<sub>A</sub> / N<sub>S</sub>, and V<sub>F</sub> is the forward voltage drop of the secondary-side rectifier. The VS pin senses V<sub>AUX</sub> through a voltage divider formed by R<sub>VS1</sub> and R<sub>VS2</sub>. The pin voltage (V<sub>VS</sub>) is compared with an internal OVP threshold (V<sub>OVP</sub>). If V<sub>VS</sub> ≥ V<sub>OVP</sub> condition is qualified for three consecutive PWML pulses, the controller stops switching, brings RUN pin low, and initiates the 1.5-s time delay. During this long delay time, only the UVLO-cycle of V<sub>VDD</sub> is active, and there are no test pulses of PWML. After the 1.5-s timeout is completed and V<sub>VDD</sub> reaches the next V<sub>VDD(OFF)</sub>, a normal start sequence begins. The calculation of R<sub>VS2</sub> is

$$R_{VS2} = \frac{R_{VS1} \times V_{OVP}}{N_{AS} \times (V_{O(OVP)} + V_F) - V_{OVP}} = \frac{R_{VS1} \times 4.5V}{(N_A / N_S)(V_{O(OVP)} + V_F) - 4.5V}$$
(15)

The long  $t_{FDR}$  timer helps to protect the power stage components from the large current stress during every restart. After OVP is triggered, V<sub>o</sub> may be brought down quickly by the output load current. If OVP were reset directly after one UVLO cycle of VDD without the 1.5-s delay, the first PWMH pulse turns on Q<sub>H</sub> under the condition of a large voltage difference between the high clamp capacitor voltage (V<sub>CLAMP</sub>) and the low reflected voltage. A large current can flow through the clamp switch (Q<sub>H</sub>) and secondary rectifier. Therefore, the 1.5-s timer of UCC28780 allows V<sub>CLAMP</sub> to drop to a lower voltage level through a bleeding resistor (R<sub>BLEED</sub>) in parallel with C<sub>CLAMP</sub> before the next V<sub>O</sub> restart attempt, such that the current stress can be minimized. A large R<sub>BLEED</sub> can be used with the long time-out to minimize the impact on standby power. For example, to discharge V<sub>CLAMP</sub> to 10% of its normal level in 1.5 s, only 3 mW of additional standby power is added with R<sub>BLEED</sub> = 2.8 MΩ and C<sub>CLAMP</sub> = 220 nF. Figure 32 illustrates the timing sequence as V<sub>CLAMP</sub> is discharged to a residual voltage (V<sub>RESIDUAL</sub>) in 1.5 s. R<sub>BLEED</sub> also helps to reduce the voltage overcharge on the clamp capacitor in LPM and SBP modes in which PWMH is disabled, so the voltage stress in the passive-clamp operation can be controlled.

During LPM to ABM mode transition, it is possible to falsely trigger OVP if the setting does not have enough design margin. In LPM mode with a disabled PWMH, the leakage energy of the transformer charges  $V_{CLAMP}$  higher than the reflected voltage. When the controller enters into ABM and the PWMH is enabled, the active-clamp circuit of ACF needs to take some time to balance the voltage difference, depending on the clamp capacitor value. As a result,  $V_{AUX}$  can sense the higher  $V_{CLAMP}$  condition during the voltage balancing and the controller may treat this as an OVP event, even though  $V_O$  still stays in regulation and does not reach the actual OVP point. It may only happen with a large  $C_{CLAMP}$  design, so slightly increasing the OVP setting can resolve the problem.

Copyright © 2017–2018, Texas Instruments Incorporated

t<sub>FDR</sub> Timer

V<sub>VDD(ON)</sub> -V<sub>VDD</sub> V<sub>VDD(OFE)</sub> -

PWML



VRESIDUAL

Figure 32. Timing Diagram of C<sub>CLAMP</sub> Discharging During 1.5-s Recovery Time

 $N_{PS}(V_0 + V_F)$ 

## 7.4.10.3 Over-Temperature Protection

The UCC28780 uses an external NTC resistor ( $R_{NTC}$ ) tied to the NTC pin to program a thermal shutdown temperature near the hotspot of the converter. The NTC shutdown threshold ( $V_{NTCTH}$ ) of 1 V with an internal 105µA current source flowing through  $R_{NTC}$  results in a 9.5-k $\Omega$  thermistor shutdown threshold. If the NTC resistance stays lower than 9.5 k $\Omega$  for more than three consecutive PWML pulses, an OTP fault event is triggered, and the 1-V threshold is increased to 2.25 V. The NTC resistance has to increase above 21.7 k $\Omega$  to reset the OTP fault. This threshold change provides a safe temperature hysteresis to help the hot-spot temperature cool down before the next  $V_O$  restart attempt, reducing the thermal stress to the components. This pin can also be used as an electrical shutdown function by shorting this pin with a controlled switch to GND. With the pin shorted to GND,  $V_{VDD}$  performs UVLO cycling, and there is at least three consecutive PWML pulses generated to check the state. The NTC pin can be left floating or tied to the REF pin if not used.



Figure 33. Timing Diagram of OTP with NTC

# 7.4.10.4 Programmable Over-Power Protection

The over-power protection (OPP) enables the ACF to operate in an over-power condition for a limited amount of time, so the UCC28780 can support a power stage design with peak power requirements. As shown in Figure 34, when  $V_{CST}$  is higher than the threshold voltage of the OPP curve ( $V_{CST(OPP)}$ ), a 160-ms timer starts. If  $V_{CST}$  remains higher than  $V_{CST(OPP)}$  continuously for 160 ms, the long 1.5-s timer starts and the controller stays in fault state without switching. This long recovery time reduces the average current during a sustained over-power event. The system benefits includes the reduction of thermal stress in high density adapters and the protection of its output cable.

The OPP function uses  $I_{VSL}$  as a line feed-forward signal to vary  $V_{CST(OPP)}$  depending on  $V_{BULK}$ , in order to make the OPP trigger point constant over a wide line voltage range. The UCC28780 allows programing of the OPP curve by adding a line-compensation offset voltage on the CS pin through a resistor ( $R_{OPP}$ ) connected between the CS pin and current-sense resistor ( $R_{CS}$ ). An internal current source flowing out of CS pin creates the offset voltage on  $R_{OPP}$ . This current level is equal to  $I_{VSL}$  divided by a constant gain of  $K_{LC}$ . As  $R_{OPP}$  increases, the OPP trigger point becomes lower at high line, so lower peak magnetizing current is allowed to run continuously.



The highest threshold of OPP curve (V<sub>CST(OPP1)</sub>) of 0.6 V helps to determine R<sub>CS</sub> value at V<sub>BULK(MIN)</sub>.

$$R_{CS} = \frac{V_{CST(OPP1)}}{\frac{P_{O(OPP)}}{V_{BULK(MIN)}\eta} \frac{2}{D_{MAX}} - \frac{V_{BULK(MIN)}t_{D(CST)}}{L_{M}}}$$
(16)

where  $P_{O(OPP)}$  is the output power that triggers OPP, and  $t_{D(CST)}$  is the sum of all delays in the peak current loop which contributes additional peak current overshoot.  $t_{D(CST)}$  consists of propagation delay of the low-side driver, current sense filter delay ( $R_{OPP} \times C_{CS}$ ), internal CS comparator delay ( $t_{D(CS)}$ ), and nonlinear capacitance delay of  $Q_L$ . After  $R_{CS}$  is determined,  $R_{OPP}$  can be adjusted to keep a similar OPP point at highest line. Note that setting the OPP trigger point too far away from the full power may introduce more challenge on the thermal design, since the converter runs continuously with more power as long as the corresponding peak current is slightly less than OPP threshold.



Figure 34. CS-Pin Related Faults



Figure 35. Timing Diagram of OPP

#### UCC28780

SLUSD12A-OCTOBER 2017-REVISED FEBRUARY 2018



#### 7.4.10.5 Peak Current Limit

The peak current threshold of the OPP curve is used to initiate the 160-ms timer, while the peak current limit (PCL) determines the highest controllable peak current of the peak current loop,  $V_{CST(MAX)} = 0.8$  V. In other words, this feature provides the highest "short duration" peak power ( $P_{O(MAX)}$ ) that the converter can reach. For example, to supply a highest peak power of 150%,  $R_{CS}$  should be chosen to ensure that the peak current at 150% load and  $V_{BULK(MIN)}$  must not be above  $V_{CST(MAX)}$ . Then, the threshold of the OPP power ( $P_{O(OPP)}$ ) can be programmed to around 112% to support 150% peak power design, based on the following equation. Additionally, before  $V_O$  reaches steady state during a  $V_O$  soft-start, the highest  $V_{CST}$  can also reach to  $V_{CST(MAX)}$ . The transformer must have enough design margin separating its maximum flux density from the saturation limit of the core material under the peak current level in PCL.

$$P_{O(OPP)} = \frac{V_{CST(OPP1)}}{V_{CST(MAX)}} P_{O(MAX)} = \frac{0.6V}{0.8V} P_{O(MAX)}$$
(17)

#### 7.4.10.6 Output Short-Circuit Protection

When an output short-circuit is applied, the peak current reaches the PCL limit and triggers the 160-ms OPP fault timer. During this event, the VDD power supply is lost due to the auxiliary winding voltage being close to 0 V. Without additional short-circuit detection, if  $V_{VDD}$  reaches  $V_{VDD(OFF)}$  before the 160-ms timeout, the 1.5-s recovery time for the OPP fault cannot be triggered but only a UVLO recycle is performed. To remedy this scenario, as  $V_{VDD}$  reaches  $V_{VDD(OFF)}$ , UCC28780 checks two additional parameters to identify the short-circuit event at the output, and initiates the 1.5-s recovery without waiting for 160 ms to expire. Specifically, when  $V_{VDD}$  reaches  $V_{VDD(OFF)}$ , if either  $V_{CST}$  is greater than the OPP threshold ( $V_{CST(OPP)}$ ) or the VS-pin voltage is less than 0.6 V, the 1.5-s recovery delay is initiated. With this additional layer of intelligence, the average load current during continued short-circuit event can be greatly reduced, and thus also the thermal stress on the power supply.

## 7.4.10.7 Over-Current Protection

The UCC28780 operates with cycle-by-cycle primary-peak current control. The normal operating range of the CS pin is 0.15 V to 0.8 V. If the CS-pin voltage exceeds the 1.2-V over-current level, any time after the internal leading edge blanking time ( $t_{CSLEB}$ ) and before the end of the transformer demagnetization, for three consecutive PWML cycles, the device stop switching, RUN pin goes low, and 1.5-s recovery time is initiated. Similar to OVP, OPP, and SCP, only the UVLO-cycle of VDD is active, there are no test PWML pulses at all. After the 1.5-s time-out is completed and V<sub>VDD</sub> reaches the next V<sub>DD(OFF)</sub>, a normal start sequence begins.

#### 7.4.10.8 Thermal Shutdown

The internal over-temperature shutdown threshold is higher than 125°C. If the junction temperature of the device reaches this threshold, the device initiates a UVLO reset and re-start fault cycle. If the temperature is still high at the end of the UVLO cycle, the protection cycle repeats. This internal protection is not suitable to substitute for the NTC for the hotspot temperature protection. The NTC thermistor can provide more accurate and remote temperature sensing with less compromise on PCB layout.



#### 7.4.11 Pin Open/Short Protections

As summarized in Table 3, UCC28780 strengthens the protections of several critical pins under open and short conditions, such as CS, HVG, RDM and RTZ pins.

PROTECTION	SENSING	CONDITION	DELAY TO ACTION	ACTION
CS pin short	PWML on-time at first PWML pulse only	<ul> <li>&gt; 2 µs (V<sub>SET</sub> = 5 V)</li> <li>&gt; 2 µs (V<sub>SET</sub> = 0 V, R<sub>RDM</sub> ≥ R<sub>RDM(TH)</sub>)</li> <li>&gt; 1 µs (V<sub>SET</sub> = 0V, R<sub>RDM</sub> &lt; R<sub>RDM(TH)</sub>)</li> </ul>	none	t <sub>FDR</sub> restart (1.5 s)
CS pin open	CS voltage	V <sub>CS</sub> ≥ V <sub>OCP</sub>	3 PWML pulses	t <sub>FDR</sub> restart (1.5 s)
HVG pin open	HVG voltage at UVLO <sub>ON</sub>	$V_{HVG}$ drops to 12 V within 10 $\mu s$	none	UVLO reset
HVG pin over voltage	HVG voltage	$V_{HVG} \ge V_{HVG(OV)}$	3 PWML pulses	UVLO reset
RDM pin short	RDM current at UVLO <sub>ON</sub>	$V_{RDM} = 0 V$ , self-limited $I_{RDM}$	none	UVLO reset
RDM pin open	RDM current at UVLO <sub>ON</sub>	RDM = Open	none	UVLO reset
RTZ pin short	RTZ current at UVLOON	$V_{RTZ} = 0 V$ , self-limited $I_{RTZ}$	none	UVLO reset
RTZ pin open	RTZ current at UVLO <sub>ON</sub>	RTZ = Open	none	UVLO reset

## Table 3. Protections for Open and Short of Critical Pins

## 7.4.11.1 Protections on CS pin Fault

UCC28780 identifies a fail-short event on the CS pin by monitoring the on-time pulse width of the first PWML pulse after  $V_{VDD}$  startup is completed. As shown in Figure 30, the normal first on-time pulse width should be limited by the clamped  $V_{CST(SM1)}$  level of 0.28 V and the rising slope of the current-loop feedback signal from the current-sense resistor ( $R_{CS}$ ) to the CS pin. When the current feedback path is gone due to a CS pin short to GND, the peak magnetizing current increases and potentially can damage the power stage. Therefore, a maximum on-time of the first PWML pulse under  $V_{SET} = 5$  V,  $t_{CSF1}$  of 2  $\mu$ s in the electrical table, is used to limit the first peak-current stress of the silicon-based converter and then will trigger a CS pin short protection which initiates the  $t_{FDR}$  recovery of 1.5 s.

Additionally,  $t_{CSF0}$  in the electrical table confines the maximum on-time of the first PWML pulse on the GaNbased converter with  $V_{SET} = 0$  V. There are two corresponding values based on two predetermined ranges of the RDM pin setting in order to provide the protection over a wider switching frequency range. Specifically,  $t_{CSF0}$  is set at 2 µs with  $R_{RDM}$  higher than the  $R_{RDM(TH)}$  threshold of 50 kΩ, while  $t_{CSF0}$  is reduced to 1 µs under  $R_{RDM} < R_{RDM(TH)}$ . Since a GaN-based converter is capable of operating at higher switching frequency by lowering the magnetizing inductance ( $L_M$ ), it is possible that the peak current can increase higher than a lower switchingfrequency design under the same  $V_{CST(SM1)}$  level and same on-time of PWML. The RDM pin can provide a good indication on the switching frequency range of a GaN power stage, since the lower  $L_M$  requires smaller  $R_{RDM}$ setting. With a different  $t_{CSF0}$  setting, the CS pin fault adapts to a wide switching frequency range.

Unlike a CS pin short protection which senses the first on-time pulse width of PWML only, CS pin open protection monitors the fail-open condition cycle-by-cycle. An internal  $4-\mu A$  current source out of the CS pin is used to pull the CS pin voltage up to 3.3 V as the CS pin exhibits high impedance during a fail-open condition. When the CS voltage is higher than the 1.2-V threshold of the OCP limit and lasts for three consecutive PWML pulses, the CS pin open protection is triggered which initiates the 1.5-s recovery.

#### 7.4.11.2 Protections on HVG pin Fault

As shown in Figure 30, after V<sub>VDD</sub> reaches V<sub>VDD(ON)</sub>, an internal 11-V regulator on the HVG pin should force V<sub>HVG</sub> back to the regulation level before PWML starts switching. If the recommended HVG-pin capacitor (C<sub>HVG</sub>) of 2.2 nF and the connection to the depletion-mode MOSFET (Q<sub>S</sub>) are in place, the settling time of V<sub>HVG</sub> to 11 V is much longer than 10  $\mu$ s with a limited sink current of the regulator (I<sub>SE(HVG)</sub>) to discharge C<sub>HVG</sub>.

The first fault scenario is that if  $C_{HVG}$  is too small, or the HVG pin is open, the pin is not able to control  $Q_S$  correctly for the high-voltage sensing function of ZVS control, so no switching action will be performed. When either two situations happen,  $V_{HVG}$  settles to 11 V very quickly instead. Therefore, after a 10- $\mu$ s delay from the instance of  $V_{VDD}$  reaching  $V_{VDD(ON)}$ , UCC28780 checks if  $V_{HVG}$  is below 12 V for the pin-fault detection, and then performs one UVLO cycle of VDD directly without switching as the protection response. The above protection is

Copyright © 2017–2018, Texas Instruments Incorporated

UCC28780 SLUSD12A-OCTOBER 2017-REVISED FEBRUARY 2018



#### www.ti.com

to prevent the controller from generating PWM signals. However, when the HVG pin is open and disconnected from the  $Q_S$  gate, the source voltage of  $Q_S$  keeps increasing until the TVS on the SWS pin ( $D_{SWS}$ ) starts to clamp the voltage continuously. To shrink the size of  $D_{SWS}$  without incurring too much thermal stress in the small package in this fault condition, it is highly recommended that a small Zener diode ( $D_{HVG}$ ) between  $Q_S$  gate to ground should be used to limit the  $Q_S$  source voltage. Same as  $D_{SWS}$ ,  $D_{HVG}$  should be higher than  $V_{VDD(ON)}$ , so as to prevent interference with normal VDD startup.

The second fault scenario is the over-voltage condition of HVG pin after the converter starts switching. When the switch-node voltage ( $V_{SW}$ ) rises with a high dV/dt condition, there is a charge current flowing through the junction capacitance of  $Q_S$ , and part of the current can charge up  $C_{HVG}$ . If the overshoot is too large, the voltage on the SWS pin also increases due to the nature of the depletion-mode MOSFET operation. UCC28780 detects the overshoot event on HVG pin with an over-voltage threshold ( $V_{HVG(OV)}$ ) of 13.8V cycle-by-cycle. When  $V_{HVG}$  is higher than  $V_{HVG(OV)}$  for three consecutive PWML pulses, the HVG over-voltage protection is triggered which performs one UVLO cycle of VDD.

The third fault scenario is an HVG pin short event at the beginning of VDD startup, and  $Q_S$  is not able to charge up the VDD capacitor to  $V_{DD(ON)}$ , so there is no chance to enable the controller.

#### 7.4.11.3 Protections on RDM and RTZ pin Faults

Since RDM and RTZ pins are the critical programming pins for ZVS control, UCC28780 offers both open and short protections to those pins. After  $V_{VDD}$  reaches  $V_{VDD(ON)}$ , a fixed voltage level is applied to the pin and the corresponding current level flowing out of the pin is sensed to detect the pin fault event. As a result, too small of a current represents the pin-open state, and too large of a current represents the pin-short state where the short current level is self-limited. When the fault event is identified, one UVLO cycle of VDD is triggered as the protection response.


## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

A typical application of a high-frequency active-clamp AC-to-DC flyback converter is to enable high-density ACto-DC power supply design which complies with stringent global efficiency standards. Both Silicon (Si) and Gallium Nitride (GaN) power FETs may be used, with appropriate drivers for each.

## 8.2 Typical Application Circuit

The following application circuit applies to a GaN-based power stage with SET pin connected to ground, and to a Si-based power stage with SET pin tied to the REF pin.



Copyright © 2018, Texas Instruments Incorporated

Figure 36. Typical Application Circuit

STRUMENTS

XAS

# **Typical Application Circuit (continued)**

## 8.2.1 Design Requirements

# Table 4. UCC28780 Electrical Performance Specifications for GaN FET<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
INPUT CH	HARACTERISTICS						
V <sub>IN</sub>	Input line voltage (RMS)		90	115 / 230	264	V	
f <sub>LINE</sub>	Input line frequency		47	50 / 60	63	Hz	
P <sub>STBY</sub>		V <sub>IN</sub> = 115 V <sub>RMS</sub> , I <sub>O</sub> = 0 A		41.1		mW	
	Input power at no-load	$V_{IN} = 230 V_{RMS}, I_O = 0 A$		52.8		mW	
D	Input newer at 0.25W/load	V <sub>IN</sub> = 115 V <sub>RMS</sub> , P <sub>O</sub> = 250.6 mW		383.8		mW	
P <sub>0.25W</sub>	Input power at 0.25W load	$V_{IN} = 230 V_{RMS}, P_O = 250.6 \text{ mW}$		435.0		mW	
OUTPUT	CHARACTERISTICS						
		V <sub>IN</sub> = 115 V <sub>RMS</sub> , I <sub>O</sub> = 2.25 A		19.853			
V		$V_{IN} = 230 V_{RMS}, I_O = 2.25 A$		19.852		V	
Vo	Output voltage	$V_{IN} = 115 V_{RMS}, I_O = 0 A$		19.943			
		$V_{IN} = 230 V_{RMS}, I_O = 0 A$		19.948			
I <sub>O(FL)</sub>	Full-load rated output current	$V_{IN}$ = 90 to 264 $V_{RMS}$		2.25		А	
V <sub>O_pp</sub>	Output ripple voltage	$V_{IN} = 115 \text{ V} / 230 \text{ V}_{RMS}, I_O = 0 \text{ A to } 2.25 \text{ A}$		80			
		$V_{IN} = 115 \text{ V} / 230 \text{ V}_{RMS}, I_{O} = 2.25 \text{ A}$ 45				mVpp	
		$V_{IN} = 115 \text{ V} / 230 \text{ V}_{RMS}, I_O = 0 \text{ A}$		50			
P <sub>O(OPP)</sub>	Over-power protection power limit	$V_{IN} = 90$ to 264 $V_{RMS}$		55		W	
t <sub>OPP</sub>	Over-power protection duration	$V_{IN} = 90$ to 264 $V_{RMS}$ , $P_O = P_{O(OPP)}$		160		ms	
$\Delta V_O$	Output voltage deviation during step load transient	I <sub>O</sub> step between 0 A to 2.25 A		< 5		%	
SYSTEMS	S CHARACTERISTICS				·		
		$V_{IN} = 115 V_{RMS}, I_O = 2.25 A$		94.59		%	
η	Full-load efficiency	$V_{IN} = 230 V_{RMS}, I_O = 2.25 A$		94.74		%	
		$V_{IN} = 90 V_{RMS}, I_O = 2.25 A$		93.98		%	
	4 point everage efficience (2)	V <sub>IN</sub> = 115 V <sub>RMS</sub>		93.88		%	
η	4-point average efficiency <sup>(2)</sup>	$V_{IN} = 230 V_{RMS}$		92.47		%	
	Efficiency at 10% land	$V_{IN}$ = 115 $V_{RMS}$ , $I_O$ = 10% of $I_{O(FL)}$		88.69		%	
η	Efficiency at 10% load	$V_{IN} = 230 V_{RMS}, I_O = 10\% \text{ of } I_{O(FL)}$		85.86		%	
T <sub>AMB</sub>	Ambient operating temperature range	$V_{IN} = 90 \text{ to } 264 \text{ V}_{RMS}, I_O = 0 \text{ to } 2.25 \text{ A}$		25		°C	

(1) The performance listed in this table is achieved using secondary-resonance and based on the test results from a single board.

(2) Average efficiency of four load points,  $I_0 = 25\%$ , 50%, 75%, and 100% of  $I_{O(FL)}$ .



#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Input Bulk Capacitance and Minimum Bulk Voltage

In an offline application, the input bulk capacitor ( $C_{BULK}$ ) should be sized for the minimum input AC line voltage ( $V_{IN(MIN)}$ ) and minimum voltage of the input bulk capacitor ( $V_{BULK(MIN)}$ ). Due to the transition-mode operation, too low of  $V_{BULK(MIN)}$  selection results in higher RMS current at  $V_{IN(MIN)}$  and affects the full load efficiency, while too high of  $V_{BULK(MIN)}$  enlarges the volume of the bulk capacitor. This equation does not account for the hold-up time requirement over line drop-outs.

$$C_{BULK(MIN)} = \frac{\frac{P_O}{\eta} \times [0.5 + \frac{1}{\pi} \times \arcsin(\frac{V_{BULK(MIN)}}{\sqrt{2} \times V_{IN(MIN)}})]}{(2 \times V_{IN(MIN)}^2 - V_{BULK(MIN)}^2) \times f_{LINE}}$$
(18)

#### 8.2.2.2 Transformer Calculations

#### 8.2.2.2.1 Primary-to-Secondary Turns Ratio (N<sub>PS</sub>)

 $N_{PS}$  influences the design tradeoffs on the voltage rating between primary and secondary switches, and the balance between the magnetic core and winding loss of the transformer, which are explained in detail as follows:

1. Maximum N<sub>PS</sub> (N<sub>PS(MAX)</sub>) is limited by the maximum derated drain-to-source voltage of Q<sub>L</sub> (V<sub>DS\_QL(MAX)</sub>). In the expression below,  $\Delta V_{CLAMP}$  is the voltage above the reflected output voltage. It can be either the ripple voltage of C<sub>CLAMP</sub> in AAM mode, or the voltage over-charge of C<sub>CLAMP</sub> by the leakage energy as Q<sub>H</sub> is disabled in LPM mode. V<sub>O</sub> is the output voltage, and V<sub>F</sub> is the forward voltage drop of the secondary rectifier.

$$N_{PS(MAX)} = \frac{V_{DS_QL(MAX)} - V_{BULK(MAX)} - \Delta V_{CLAMP}}{V_O + V_F}$$
(19)

2. Minimum N<sub>PS</sub> (N<sub>PS(MIN)</sub>) is limited by the maximum derated drain-to-source voltage of the secondary rectifier (V<sub>DS\_SR(MAX)</sub>). In the expression for N<sub>PS(MIN)</sub>,  $\Delta$ V<sub>SPIKE</sub> should account for any additional voltage spike higher than V<sub>BULK(MAX)</sub>/N<sub>PS</sub> that occurs when Q<sub>H</sub> is active and turns-off at non-zero current in AAM mode.

$$N_{PS(MIN)} = \frac{V_{BULK(MAX)}}{V_{DS_{-}SR(MAX)} - V_{O} - \Delta V_{SPIKE}}$$
(20)

 Since the high-frequency transformer is usually a core-loss limited design instead of a saturation-limited design, the minimum duty cycle (D<sub>MIN</sub>) at V<sub>BULK(MAX</sub>) is more important. Lower D<sub>MIN</sub> increases core loss at V<sub>BULK(MAX</sub>), so this constraint creates another limitation on N<sub>PS(MIN</sub>).

$$N_{PS(MIN)} = \frac{D_{MIN} V_{BULK(MAX)}}{(1 - D_{MIN})(V_O + V_F)}$$
(21)

4. The winding loss distribution between the primary and secondary side of the transformer is the final consideration. As N<sub>PS</sub> increases, primary RMS current reduces, while secondary RMS current increases.

#### 8.2.2.2.2 Primary Magnetizing Inductance (L<sub>M</sub>)

After N<sub>PS</sub> is chosen, L<sub>M</sub> can be estimated based on minimum switching frequency ( $f_{SW(MIN)}$ ) at V<sub>BULK(MIN)</sub>, maximum duty cycle (D<sub>MAX</sub>), and output power at nominal full load current (P<sub>O(FL)</sub>). K<sub>RES</sub> represents the duty cycle loss to wait for the switch-node voltage transition from the reflected output voltage to zero. 5% to 6% of K<sub>RES</sub> is used as a initial estimated value. The selection of minimum switching frequency ( $f_{SW(MIN)}$ ) has to consider the impact on full-load efficiency and EMI filter design.

$$D_{MAX} = \frac{N_{PS}(V_{O} + V_{F})}{V_{BULK(MIN)} + N_{PS}(V_{O} + V_{F})}$$
(22)  
$$L_{M} = \frac{D_{MAX}^{2}V_{BULK(MIN)}^{2}\eta}{2P_{O(FL)}} \times \frac{(1 - K_{RES})}{f_{SW(MIN)}}$$
(23)

#### 8.2.2.2.3 Primary Turns (N<sub>P</sub>)

The turn number on the primary side of the transformer (N<sub>P</sub>) is determined by two design considerations:

1. The maximum flux density ( $B_{MAX}$ ) must be kept below the saturation limit ( $B_{SAT}$ ) of the magnetic core under the highest peak magnetizing current ( $I_{M+(MAX)}$ ) condition, a given cross-section area ( $A_E$ ) of the core geometry, and highest core temperature. When  $I_{FB} = 0$  A, such as  $V_O$  soft-start or step-up load transient, the peak magnetizing current reaches  $I_{M+(MAX)}$ , since  $V_{CST} = V_{CST(MAX)}$  in those conditions.  $I_{M+(MAX)}$  can be calculated based on the output power triggering an OPP fault ( $P_{O(OPP)}$ ) with  $V_{CST} = V_{CST(OPP1)}$  at  $V_{BULK(MIN)}$ . After  $N_P$  is chosen,  $N_S$  can be calculated through  $N_{PS}$ .

$$I_{M+(MAX)} = \frac{2P_{O(OPP)}}{D_{MAX}V_{BULK(MIN)}\eta} \frac{V_{CST(MAX)}}{V_{CST(OPP1)}}$$

$$B_{MAX} = \frac{L_M I_{M+(MAX)}}{N_P A_E} < B_{SAT}$$
(25)

2. The AC flux density ( $\Delta B$ ) affects the core loss of a transformer. For a transition-mode active clamp flyback, the core loss at high line is usually highest, since the switching frequency is highest and duty cycle is smallest for a given load condition. The following equation is the  $\Delta B$  calculation including the contribution of negative magnetizing current ( $I_{M-}$ ), used to put into the Steinmetz equation for more accurate core loss estimation. For  $V_{BULK} \ge N_{PS}(V_O+V_F)$ ,  $I_{M-}$  is calculated with  $V_{BULK}$  divided by the characteristic impedance of  $L_M$  and the lumped time-related switch-node capacitance ( $C_{SW}$ ). The expression of  $f_{SW}$  is derived based on the triangular approximation of the magnetizing current, which also considers  $I_{M-}$  effect over wide AC line condition.

$$I_{M-} = -\sqrt{\frac{C_{SW}}{L_M}} V_{BULK} \tag{26}$$

$$I_{IN} = \frac{P_{O(FL)}}{\eta} \frac{1}{V_{BULK}}$$
(27)

$$D = \frac{N_{PS}(V_O + V_F)}{V_{BULK} + N_{PS}(V_O + V_F)}$$
(28)

$$f_{SW} = \frac{D^2 V_{BULK}}{2L_M I_{IN} - DL_M I_{M-} + DV_{BULK} \times 0.5\pi \sqrt{L_M C_{SW}}}$$
(29)

$$I_{M+} = \sqrt{\frac{2P_{O(FL)}}{\eta L_M f_{SW}} + {I_{M-}}^2}$$
(30)

$$\Delta B = \frac{L_M (I_{M+} - I_{M-})}{N_P A_E}$$
(31)

#### 8.2.2.2.4 Secondary Turns (N<sub>s</sub>)

 $N_S$  and  $N_P$  are adjusted to the nearest suitable integers. With the new  $N_{PS}$ , Primary Magnetizing Inductance ( $L_M$ ) is recalculated to update the parameter change.

$$N_{S} = \frac{N_{P}}{N_{PS}}$$
(32)

#### 8.2.2.2.5 Turns of Auxiliary Winding (N<sub>A</sub>)

Turns of the auxiliary winding (N<sub>A</sub>) is an integer value usually chosen to provide a nominal  $V_{VDD}$  that satisfies all devices powered from  $V_{VDD}$ , such as the gate driver, UCC28780, etc. N<sub>A</sub> is determined by the following design considerations:

1. V<sub>VDD</sub> must be lower than the maximum rating voltage of VDD pin (V<sub>VDD(MAX)</sub>) at maximum output voltage (V<sub>O(MAX)</sub>). V<sub>VDD(MAX)</sub> is limited by the lowest voltage rating of the devices connected to VDD pin.



(32



$$N_{A(MAX)} = \frac{V_{VDD(MAX)}}{V_{O(MAX)} + V_F} N_S$$
(33)

- 2. The nominal V<sub>VDD</sub> should consider the impact on the standby power. Higher V<sub>VDD</sub> results in the static-loss increase with the total bias current of the devices connected to VDD pin.
- 3.  $V_{VDD}$  should be higher than the 11-V threshold voltage of survival mode, which is the sum of  $V_{VDD(OFF)}$  and  $V_{VDD(PCT)}$ , at the minimum sustained output voltage ( $V_{O(MIN)}$ ).  $\Delta V$  represents the voltage difference between the nominal  $V_{VDD}$  and the survival-mode threshold. A minimum of 3 V is a recommended design margin of  $\Delta V$ .

$$N_{A(MIN)} = \frac{V_{VDD(OFF)} + V_{VDD(PCT)} + \Delta V}{V_{O(MIN)} + V_F} N_S$$
(34)

#### 8.2.2.2.6 Winding and Magnetic Core Materials

Not only by the control of AC flux density ( $\Delta B$ ) with  $L_M$  and  $N_P$  design, the core loss of the transformer can also be significantly reduced by a proper selection of the magnetic core material. For a converter operating at 200 kHz to 400 kHz of switching frequencies (at full load condition), core materials such as 3F36 from Ferroxcube and N49 from TDK exhibit low core loss density in the frequency range. Litz wires are recommended for both primary and secondary windings, in order to reduce the AC winding loss caused by the proximity effect and the skin effect of the transformer windings.

#### 8.2.2.3 Clamp Capacitor Calculation

There are two resonance approaches for an active clamp flyback (ACF) converter, primary resonance and secondary resonance, which affect the design guide on the clamp capacitor ( $C_{CLAMP}$ ). Referring to Figure 36, if  $C_{O1}$  serves as the energy-storage capacitor at the output with larger capacitance and  $C_{O2}$  is a high-frequency decoupling capacitor, leakage inductance of transformer ( $L_K$ ) mainly resonates with  $C_{CLAMP}$  during the demagnetization time of the magnetizing inductance ( $L_M$ ). This configuration is called the primary-resonance ACF converter. On the other hand, if  $C_{O2}$  serves as the energy-storage capacitance of  $C_{CLAMP}$  reflected to the secondary side ( $C_{CLAMP}/N_{PS}^2$ ),  $L_K$  mainly resonates with  $C_{O1}$ . This configuration is called the secondary-resonance ACF converter.

For primary-resonance ACF, the design tradeoff between conduction loss and turn-off switching loss of  $Q_H$  needs to be considered. Higher  $C_{CLAMP}$  results in less RMS current flowing through the transformer windings and switching devices, so the conduction loss can be reduced. However, a higher  $C_{CLAMP}$  design results in  $Q_H$  turning-off before the clamp current returns to 0 A. The condition of non zero current switching (ZCS) increases the turn-off switching loss of  $Q_H$ . This is aggravated if the turn-off speed of  $Q_H$  is not fast enough. Therefore,  $C_{CLAMP}$  needs to be fine-tuned based on the loss attribution. If the resonance between  $L_K$  and  $C_{CLAMP}$  is designed to be completed by the time  $Q_H$  is turned-off, the clamp current should reach close to 0 A around three quarters of the resonant period. The following equation can be used to design  $C_{CLAMP}$  for obtaining ZCS at  $V_{BULK(MIN)}$  and full load. This design results in a non-ZCS condition at  $V_{BULK(MAX)}$ , since the switching frequency at  $V_{BULK(MAX)}$  is higher in transition-mode operation. A low-ESR clamp capacitor is recommended to minimize the conduction loss. If a ceramic capacitor is used as the low-ESR capacitor, the DC bias effect on the capacitance reduction also needs to be considered.

$$C_{CLAMP} = \frac{1}{L_{K}} \left[ \frac{L_{M} I_{M+(FL)}}{1.5\pi N_{PS} (V_{O} + V_{F})} \right]^{2}$$
(35)

For secondary-resonance ACF,  $C_{O1}$  is used to adjust the resonance time with  $L_K$  to fulfill the ZCS condition, so a large  $C_{CLAMP}$  will not compromise ZCS. Besides, during the on-time of low-side switch ( $Q_L$ ), the small  $C_{O1}$  is partially discharged by the load current at the same time. After  $Q_L$  turns off and the resonance begins, the discharged  $C_{O1}$  makes the initial resonance voltage lower than the reflected clamp capacitor voltage across  $C_{CLAMP}$ , which forces more magnetizing current delivered to output, so the conduction loss is reduced with less RMS current flowing through  $Q_H$  and the primary winding.

#### **UCC28780**

SLUSD12A - OCTOBER 2017 - REVISED FEBRUARY 2018

#### 8.2.2.4 Bleed-Resistor Calculation

R<sub>BLEED</sub> is used to discharge the clamp capacitor voltage to a residual voltage (V<sub>RESIDUAL</sub>) during the 1.5-s fault delay recovery time (t<sub>FDR</sub>). After the converter recovers from the fault mode, lower V<sub>RESIDUAL</sub> reduces the maximum current stress (I<sub>SHORT(MAX)</sub>) flowing through the switching devices within their respective safe operating areas, even if the output voltage is shorted. VRESIDUAL can be determined by the target ISHORT(MAX) multiplied with the characteristic impedance between the leakage inductance ( $L_K$ ) and the clamp capacitor ( $C_{CLAMP}$ ). I<sub>SHORT(MAX)</sub> is based on the de-rated maximum pulse current of Q<sub>H</sub> or the output-rectifier current reflected to the primary side, whichever is lower. This design guide can be applied to both primary and secondary resonance ACF converters. An excessively low value of R<sub>BLEED</sub> results in over-discharging of C<sub>CLAMP</sub>, and introduces excess continuous power loss which affects standby power.

$$V_{RESIDUAL} \approx I_{SHORT(MAX)} \sqrt{\frac{L_{K}}{C_{CLAMP}}}$$

$$R_{BLEED} = \frac{t_{FDR}}{C_{CLAMP} \ln[\frac{N_{PS}(V_{O} + V_{F}) + \Delta V_{CLAMP}}{V_{RESIDUAL}}]}$$
(36)
(37)

#### 8.2.2.5 Output Filter Calculation

The bulk output capacitor of active clamp flyback (ACF) converters, C<sub>01</sub> of the primary-resonance ACF or C<sub>02</sub> of the secondary-resonance ACF, is often determined by the transient-response requirement from no load to full load transition. For a target output voltage undershoot ( $\Delta V_0$ ) with the load step-up transient of  $\Delta I_0$ , the minimum bulk output capacitance ( $C_{O(MIN)}$ ) can be expressed as

$$C_{O(MIN)} = \frac{\Delta I_O t_{RESP}}{\Delta V_O}$$
(38)

where  $t_{RESP}$  is the time delay from the moment  $\Delta I_{O}$  is applied to the moment when  $I_{EB}$  falls below 1  $\mu$ A.

The output filter inductor (L<sub>0</sub>) is an essential component for the secondary-resonance ACF, not only to filter the large switching voltage ripple across C<sub>01</sub> but also to decouple the effect of C<sub>02</sub> on the resonance period. The sum of L<sub>O</sub> impedance, ESR of C<sub>O2</sub> (R<sub>Co2</sub>), and C<sub>O2</sub> impedance at minimum switching frequency (f<sub>SW(MIN)</sub>) must be much higher than C<sub>01</sub> impedance at the same frequency to force most of switching resonance current to flow through  $C_{01}$ .

$$L_{o} \gg \frac{1}{(2\pi f_{SW(MIN)})^{2}C_{o1}} - \frac{1}{(2\pi f_{SW(MIN)})^{2}C_{o2}} - \frac{R_{Co2}}{2\pi f_{SW(MIN)}}$$
(39)

One benefit of lowering the ESR on  $C_{O1}$  ( $R_{Co1}$ ) is to help to reduce the switching ripple on the output voltage. Another benefit is reducing the conduction loss of Co1 for the secondary-resonance ACF converter. However, the issue is that the damping between  $L_O$  and  $C_{O1}$  is weakened. Without proper damping, the magnitude of lowfrequency resonance ripple between L<sub>O</sub> and C<sub>O1</sub> enlarges output ripple, affects the loop stability, and affects the operation of synchronous rectifier (Q<sub>SEC</sub>). The secondary-resonance ACF converter is the most vulnerable since C<sub>01</sub> with low capacitance significantly weakens the damping. To resolve this issue, it is found that a serial damping network formed by L<sub>DAMP</sub> and R<sub>DAMP</sub> is a very effective way to minimize the impact. However, too strong of a damping design results in noticeable conduction loss increase and full load efficiency drop. Therefore, it is recommended that L<sub>DAMP</sub> and R<sub>DAMP</sub> should be higher than the theoretical strong damping value as the following equations suggest. Even though the damping network is an additional component, the physical size or the footprint is much smaller than L<sub>O</sub>, not only because of the small value but also the wide selection of a small-size chip inductor which winding resistance can be a free R<sub>DAMP</sub>. For the 45W secondary-resonance ACF design with primary GaN FETs and a polymer-type C<sub>O2</sub>, when a 0.68-µH chip inductor is in parallel with a 1-µH output filter inductor, there is only 0.15% full-load efficiency drop at 90-V AC input, and there is a negligible efficiency difference at 230-V AC input.

$$L_{DAMP} > 0.13 \times L_0 \tag{40}$$

$$R_{DAMP} > \sqrt{\frac{L_0}{C_{01}}} \tag{41}$$

STRUMENTS



#### 8.2.2.6 Calculation of ZVS Sensing Network

There are four components in the application circuit to help the depletion MOSFET ( $Q_S$ ) perform ZVS sensing safely,  $C_{SWS}$ ,  $R_{SWS}$ ,  $D_{SWS}$ , and  $R_{HVG}$ . Design considerations and selection guidelines for the values of these components are given here.

At the rising edge of the switch node, the fast dV/dt coupling through the drain-to-source capacitance of  $Q_S$  ( $C_{OSS(Q_S)}$ ) generates a charge current flowing into the capacitive loading of the  $Q_S$  source pin. The result is a voltage overshoot on both the SWS pin and across the gate-to-source of  $Q_S$  ( $V_{GS(Q_S)}$ ). The SWS pin, with an absolute maximum voltage of 38 V, can handle higher voltage stress than  $V_{GS(Q_S)}$ . Therefore, a capacitor between the SWS pin and GND ( $C_{SWS}$ ) should be selected properly to prevent the voltage overshoot from damaging the  $Q_S$  gate. Since  $C_{OSS(Q_S)}$  and  $C_{SWS}$  form a voltage divider, the minimum  $C_{SWS}$  ( $C_{SWS(MIN)}$ ) can be derived as

$$C_{SWS(MIN)} = \frac{C_{OSS(Qs)} \times [V_{BULK(MAX)} + N_{PS}(V_O + V_F)]}{V_{HVG} + V_{GS_MAX(Qs)}} - C_{D_{SWS}}$$
(42)

where  $V_{GS\_MAX(Qs)}$  is the de-rated maximum gate-to-source voltage of  $Q_S$ ,  $V_{HVG}$  is the steady-state voltage level of 11 V, and  $C_{Dsws}$  is the parasitic capacitance of TVS diode ( $D_{SWS}$ ) on the SWS pin.

Without resistive damping, both the charge current on the rising edge of V<sub>SW</sub> and the discharge current on the falling edge of V<sub>SW</sub> are oscillatory with the parasitic inductance within the ZVS sensing network resonating with C<sub>SWS</sub>. Therefore, a series resistor (R<sub>SWS</sub>) between SWS pin and source-pin of Q<sub>S</sub> is used to dampen the high-frequency ringing, helping to obtain a cleaner sensing signal on the SWS pin and preventing any high-frequency current from interfering with other noise-sensitive signals. R<sub>SWS</sub> can be expressed as:

$$R_{SWS} > \sqrt{\frac{L_{SWS}}{C_{SWS} + C_{Dz}}}$$
(43)

where  $L_{SWS}$  is the lumped parasitic inductance including the packaging of  $Q_S$  and PCB traces of  $Q_S$  and  $C_{SWS}$  return path.

Based on the above design guide, even though  $R_{SWS}$  and  $C_{SWS}$  may be sufficient to manage the voltage overshoot in normal operation, a low-capacitance TVS diode ( $D_{SWS}$ ) is still highly recommended to serve as a safety backup of the ZVS sensing network. A regular Zener diode is not suitable due to its high capacitance and slow clamping response.

Based on the above equations, a general recommendation is that a 50 V C0G-type ceramic capacitor of 22 pF for  $C_{SWS}$ , a chip resistor no higher than 120  $\Omega$  for  $R_{SWS}$ , and a TVS diode with the clamp voltage between 18 V to 24 V for  $D_{SWS}$ . Too large of  $R_{SWS}$  or  $C_{SWS}$  introduces a sensing delay between  $V_{SW}$  and SWS pin, so the ZVS control pulls down  $V_{SW}$  earlier than expected before the end of  $t_Z$  by unnecessarily extending  $t_{DM}$ . The recommended  $R_{SWS}$  and  $C_{SWS}$  values only introduce a minor 2.6-ns delay, so the ZVS control is not be affected.

Another issue with too large of  $R_{SWS}$  is that an additional voltage drop may be created by the charge current through  $C_{OSS(Qs)}$  during high dV/dt events of  $V_{SW}$ , which becomes another voltage stress onto the gate-to-source voltage of  $Q_S$ . For the power stage that can generate very high dV/dt, lowering  $R_{SWS}$  and increasing  $C_{SWS}$  may be necessary to enhance the protection on  $Q_S$ . Alternatively, a back-to-back TVS can be added between the gate and source pins of  $Q_S$  to provide a direct clamping to the possible over-voltage stress condition. Furthermore, a high-impedance discharge resistor ( $R_{HVG}$ ) between the gate and source pins of  $Q_S$  helps to discharge the residual voltage on the gate capacitance, and  $R_{HVG}$  around 1 M $\Omega$  should be enough to serve the purpose. Note that too small  $R_{HVG}$  can hurt standby power, since it creates a continuous current flowing through  $Q_S$ .

#### 8.2.2.7 Calculation of Compensation Network

UCC28780 integrates two control concepts to benefit high-efficiency operation: peak current-mode control and burst ripple control. The peak current loop in AAM can be analyzed based on the linear control theory, so the compensation target is to obtain enough phase margin and gain margin for the given small-signal characteristic of an active clamp flyback converter. For transition-mode operation, the power stage can be modeled as a voltage-controlled current source charging an output capacitor ( $C_0$ ) with an equivalent-series resistance ( $R_{Co}$ ) and the output load ( $R_0$ ) as shown in Figure 37. The first-order plant characteristic and high switching frequency operation in AAM make the peak current loop easier to stabilize than ABM.

Copyright © 2017–2018, Texas Instruments Incorporated



Copyright © 2018, Texas Instruments Incorporated

Figure 37. Small-Signal Model of ACF in AAM Loop

The adaptive burst mode (ABM) is a ripple-based control, so the linear control theory for AAM cannot be applied. The most critical stability criterion of burst control is to make the burst ripple content of  $I_{FB}$  to be in-phase with the burst ripple voltage of V<sub>o</sub>. In normal operation, the fundamental burst frequency ( $f_{BUR}$ ) in ABM varies between 20 kHz and 40 kHz. An example of normal burst operation is illustrated in Figure 38.





Strong phase-delay in the frequency range creates slope distortion around the intersection point between  $I_{FB}$  and  $I_{TH(FB)}$ , so the ripple regulator generates inconsistent burst off-times. As shown in Figure 39, the sub-harmonic oscillation at half of  $f_{BUR}$  is a typical phenomenon of an unstable ABM loop. Two burst packets are adjacent to each other and the pulse count ( $N_{SW}$ ) is different by one pulse count.



Figure 39. Typical Behavior of Unstable ABM Loop





Copyright © 2018, Texas Instruments Incorporated

#### Figure 40. Compensation Network, H<sub>v</sub>(s)

In order to minimize the phase-delay of I<sub>FB</sub>, the transfer function from I<sub>FB</sub> to V<sub>O</sub> guides the pole/zero placement of the secondary-side passive ripple compensation network in Figure 40. In the primary-side control circuitry, two poles at  $\omega_{FB}$  and  $\omega_{OPTO}$  introduce phase-delay on I<sub>FB</sub>.  $\omega_{FB}$  pole is formed by the external filter capacitor C<sub>FB</sub> and the parallel resistance of the internal R<sub>FBI</sub> and the external current-limiting resistor (R<sub>FB</sub>).  $\omega_{OPTO}$  pole is formed by the parasitic capacitance of the optocoupler output (C<sub>OPTO</sub>) and the series resistance of R<sub>FBI</sub> and R<sub>FB</sub>. For C<sub>FB</sub> = 100 pF, R<sub>FBI</sub> = 8 KΩ, and R<sub>FB</sub> = 20 KΩ, the delay effect of  $\omega_{FB}$  pole located at 278 kHz is negligible. However,  $\omega_{OPTO}$  pole is located less than 10 kHz, and introduces large phase delay in the interested f<sub>BUR</sub> range of ABM, since C<sub>OPTO</sub> is in a few nF range contributed by the Miller effect of the collector-to-base capacitance of the BJT in the optocoupler output. Therefore, an RC network (R<sub>DIFF</sub> and C<sub>DIFF</sub>) in parallel with R<sub>BIAS1</sub> is used to compensate the phase-delay of the optocoupler, which introduces an extra pole/zero pair located at  $\omega_{P1}$  and  $\omega_{Z1}$  respectively. The basic design guide is to place the  $\omega_{Z1}$  zero close to the  $\omega_{OPTO}$  pole, and to place  $\omega_{P1}$  pole away from highest f<sub>BUR</sub>.

$$\frac{I_{FB}(s)}{V_O(s)} = \frac{CTR}{R_{BIAS1}} \frac{1 + (s / \omega_{Z0})}{(s / \omega_{Z0})} \frac{1}{1 + (s / \omega_{P1})} \frac{1 + (s / \omega_{Z1})}{1 + (s / \omega_{OPTO})} \frac{1}{1 + (s / \omega_{FB})}$$
(44)

$$\omega_{Z0} = \frac{1}{(R_{Vo1} + R_{INT})C_{INT}}$$
(45)

$$\omega_{Z1} = \frac{1}{(R_{DIFF} + R_{BIAS1})C_{DIFF}}$$
(46)

$$\mathcal{D}_{P1} = \frac{1}{R_{DIFF}C_{DIFF}} \tag{47}$$

$$\omega_{OPTO} = \frac{1}{(R_{FB} + R_{FBI})C_{OPTO}}$$
(48)

$$\omega_{FB} = \frac{1}{(R_{FBI} / R_{FB})C_{FB}}$$
(49)

FXAS



Figure 41. Effect of Signal-to-Noise Ratio of i<sub>FB</sub> to ABM Operation

Another guideline of obtaining a more consistent burst off-time is to maintain large enough ripple amplitude of I<sub>FB</sub> in ABM mode ( $\Delta I_{FB}$ ) for better signal-to-noise ratio. Figure 41 shows that when the noise floor alters the intersection point of each burst cycle, larger  $\Delta I_{FB}$  performs much less burst off-time variation if the noise floor stays the same.  $\Delta I_{FB}$  around 10  $\mu$ A is a recommended initial design value. The ripple ratio (K<sub>RIPPLE</sub>) between  $\Delta I_{FB}$  and the burst voltage ripple of V<sub>O</sub> in ABM ( $\Delta V_{O(ABM)}$ ) is obtained by simplifying the small-signal gain of  $I_{FB}(s)/V_O(s)$  transfer function between 20 kHz and 40 kHz.

$$\Delta I_{FB} = K_{RIPPLE} \times \Delta V_{O(ABM)} \approx 10 \mu A \tag{50}$$

$$K_{RIPPLE} \equiv \frac{I_{FB}(s)}{V_o(s)} \bigg|_{20kHz < f < 40kHz} \approx \frac{CTR}{R_{BIAS1}} \frac{\omega_{OPTO}}{\omega_{Z1}} = \frac{CTR}{R_{BIAS1}} \frac{(R_{DIFF} + R_{BIAS1})C_{DIFF}}{(R_{FB} + R_{FBI})C_{OPTO}}$$
(51)

With the above understanding on burst control, the step-by-step design procedure is:

1. R<sub>FB</sub> selection needs to consider both the output voltage regulation and compensation challenge on the low-frequency pole at  $\omega_{OPTO}$ . R<sub>FB</sub> should be less than the maximum value of 28 k $\Omega$  to provide a sufficient feedback current of 95  $\mu$ A for the output voltage regulation in SBP mode, under the worst-case V<sub>FB(REG)</sub> and R<sub>FBI</sub>. R<sub>FB</sub> = 28 k $\Omega$  and C<sub>OPTO</sub> = 2 nF result in the  $\omega_{OPTO}$  pole located at 2.8 kHz. Such a low-frequency pole forces the  $\omega_{Z1}$  zero to be designed around 2.8 kHz to compensate the phase-delay.

$$R_{FB(MAX)} = \frac{V_{FB(REG)} - V_{CE(OPTO)}}{I_{FB(SBP)}} - R_{FBI}$$
(52)

2. R<sub>BIAS1</sub> is determined based on a given current transfer ratio (CTR) of the optocoupler,  $\Delta V_{O(ABM)}$ , and target 10  $\mu$ A of  $\Delta I_{FB}$  as example.

$$R_{BIAS1} = \frac{CTR}{\Delta I_{FB}} \Delta V_{O(ABM)} = \frac{CTR}{10\mu A} \Delta V_{O(ABM)}$$
(53)

3.  $C_{\text{DIFF}}$  is designed to position  $\omega_{Z1} \approx \omega_{\text{OPTO}}$  and locate  $\omega_{P1}$  at least two-times higher frequency than  $2\pi \times f_{\text{BUR}(UP)}$  as example.

$$C_{DIFF} = \frac{1}{R_{BIAS1}} \frac{\omega_{P1} - \omega_{Z1}}{\omega_{P1} \times \omega_{Z1}} = \frac{1}{R_{BIAS1}} \frac{(4\pi f_{BUR(UP)}) - \omega_{OPTO}}{(4\pi f_{BUR(UP)}) \times \omega_{OPTO}}$$
(54)

4. R<sub>DIFF</sub> is designed to position ω<sub>P1</sub> two-times higher than 2π x f<sub>BUR(UP)</sub>, but lower than the switching frequency in ABM (2π x f<sub>SW(BUR)</sub>). Too small of R<sub>DIFF</sub> moves ω<sub>P1</sub> higher than 2π x f<sub>SW(BUR)</sub>, so the high differentiation gain on the secondary-side compensator amplifies the switching ripple and increases the noise floor. Therefore, R<sub>DIFF</sub> should be fine-tuned based on the actual noise level of a given design.

$$R_{DIFF} = \frac{1}{\omega_{P1}C_{DIFF}} = \frac{1}{4\pi f_{BUR(UP)}C_{DIFF}}$$
(55)

5. R<sub>INT</sub> selection is not designed for the small-signal compensation, but to resolve the slow large-signal response of the shunt regulator. Specifically, after a step-down load change from heavy load to no load occurs, the output voltage overshoot and the long settling time forces ATL431 to reduce the cathode voltage continuously by the integrator configuration of ATL431 until the output voltage gets back to normal regulation level. If the load step-up transient happens before the output voltage is settled from the previous load step-down event, the low voltage across ATL431 becomes the initial voltage level for the integrator to move to a

new steady-state. Since the time for ATL431 moving from lower voltage to a high voltage delays  $i_{FB}$  reduction, the controller response from SBP mode to AAM mode is delayed as well, which slows down the energy delivery to the output and results in a large voltage undershoot. To resolve this problem,  $R_{INT}$  behaves like a current-limiting resistor for  $C_{INT}$ , which slows down the reduction on the cathode voltage of ATL431.  $R_{INT}$  needs to be adjusted based on the voltage undershoot requirement under the lowest repetitive rate of load change.

UCC28780

SLUSD12A-OCTOBER 2017-REVISED FEBRUARY 2018

INSTRUMENTS

**EXAS** 

www.ti.com

#### 8.2.3 Application Curves





UCC28780 SLUSD12A – OCTOBER 2017 – REVISED FEBRUARY 2018





#### UCC28780

SLUSD12A-OCTOBER 2017-REVISED FEBRUARY 2018





## 9 Power Supply Recommendations

The UCC28780 is intended to control active clamp flyback (ACF) converters in high efficiency offline applications, and is optimized to be used with universal AC input, from 85  $V_{AC}$  to 265  $V_{AC}$ , at 47 Hz to 63 Hz. An external depletion-mode MOSFET connected between the switch node of the converter and the SWS / HVG pins of this controller is required to charge the VDD capacitor during start-up, and to perform ZVS sensing during normal operation. Once the  $V_{VDD}$  reaches the UVLO turn-on threshold at 17.5 V, the VDD rail should be kept within the limits of the Bias Supply Input section of Specifications. To avoid the possibility that the device might stop switching,  $V_{VDD}$  must not be allowed to fall below the UVLO turn-off threshold at 9.8 V.



## 10 Layout

#### 10.1 Layout Guidelines

The active clamp flyback converter (ACF) designed with the UCC28780 not only recovers clamp energy but also eliminates switching loss with minimum circulating energy, so higher switching frequencies, efficiencies, and greater power densities can be achieved. However, when designing for higher switching frequencies, good layout practices as discussed below need to be followed to ensure for a more reliable and robust design.

#### 10.1.1 General Considerations

Designing for high power density requires to consider noise coupling and thermal management. A four-layer PCB structure is highly recommended to use inner layers to help reduce current loop areas and provide heat-spreading for surface-mount semiconductors.

- Provide internal-layer copper areas to improve heat dissipation of high-power SMDs, particularly for MOSFETs and power diodes.
- To avoid capacitive noise coupling, do not cross outer-layer signals over copper areas with high-frequency switching voltage.
- To avoid inductive noise coupling, keep switching current loops as small as possible, and do not run signal tracks in parallel with such loops.

Figure 54 summarizes the critical layout guidelines, and more detail will be also be further elaborated in the descriptions below.



## Layout Guidelines (continued)



Figure 54. Schematic with Layout Considerations

## 10.1.2 RDM and RTZ Pins

Minimize stray capacitance to RDM and RTZ pins.

- Place R<sub>RDM</sub> and R<sub>RTZ</sub> as close as possible between the controller pins and GND pin.
- Avoid putting ground plane under RDM and RTZ pins to reduce parasitic capacitance. This can be accomplished by putting cutouts in the ground plane below these pins.

#### 10.1.3 SWS Pin

Minimize potential stray noise coupling from SWS pin to noise-sensitive signals.

- Keep some distance between SWS pin and other connections.
- The RC damping network (R<sub>sws</sub>, C<sub>sws</sub>) and the TVS diode (D<sub>SWS</sub>) should be as close to the source pin of Q<sub>S</sub> as possible instead of SWS pin, so the gate-to-source pin of Q<sub>S</sub> can be effectively protected.
- Keep the return path for di/dt current through C<sub>SWS</sub> and D<sub>SWS</sub> separate from the IC local GND and FB signal return paths.



#### Layout Guidelines (continued)

#### 10.1.4 VS Pin

Minimize stray capacitance at the VS pin to reduce the time delay effect on ZVS control.

Avoid putting GND plane under VS Pin to reduce parasitic capacitance. This can be accomplished by putting
a cutout in the ground plane below this pin.

#### 10.1.5 BUR Pin

The resistor divider ( $R_{BUR1}$  and  $R_{BUR2}$ ) and the filter capacitor ( $C_{BUR}$ ) on the BUR pin should to be as close to the BUR pin and IC GND as possible.

• It is recommended to provide shielding on the BUR-pin trace with ground planes to minimize the noisecoupling effect on peak current variation during burst-mode operation. This can be accomplished by adding a ground plane under the BUR traces and pins.

#### 10.1.6 FB Pin

This pin can be noise-sensitive to capacitive coupling from the high dV/dt switch nodes, or the flux coupling from magnetic components and high di/dt switching loops.

- Minimize the loop area for the PCB traces from the opto-coupler to the FB pin in order to avoid the possible flux coupling effect.
- Keep PCB traces away from the high dV/dt signals, such as the switch node of the converter (V<sub>SW</sub>), the auxiliary winding voltage (V<sub>AUX</sub>), and the SWS-pin voltage (V<sub>SWS</sub>). If possible, it is recommended to provide shielding for the FB trace with ground planes.
- The filter capacitor between FB pin and REF pin (C<sub>FB</sub>) needs to be as close to the two IC pins as possible.
- The current-limiting resistor of FB pin (R<sub>FB</sub>) should be as close to the FB pin as possible to enhance the noise rejection of nearby capacitively-coupled noise sources.

#### 10.1.7 CS Pin

The OPP-programming resistor ( $R_{OPP}$ ) and the filter capacitor ( $C_{CS}$ ) should be as close to the CS pin as possible to improve the noise rejection of nearby capacitively-coupled noise sources, and to filter any ringing that may be present during non-ZVS conditions.

## 10.1.8 GND Pin

The GND pin is the bias-power and signal ground connection for the controller. The effectiveness of the filter capacitors on the signal pins depends upon the integrity of the ground return.

- Place the decoupling and filter capacitors on VDD, REF, CS, and HVG pins as close as possible to the device pins and GND pin with short traces.
- The device ground and power ground should meet at the return of the current-sense resistor (R<sub>CS</sub>). Try to ensure that high frequency/high current from the power stage does not go through the signal ground.
- The thermal pad of the QFN package should be tied to the IC GND pin with a short trace, and be connected to the signal ground plane with multiple vias which becomes a low-impedance ground return of external components to the GND pin.

#### **10.2 Layout Example**

The layout techniques described in above sections were applied to the layout of the 45-W 20-V high-density GaN active clamp flyback converter. Figure 55 and Figure 56 are the schematics of the evaluation module (EVM), the other figures are the layout of each layer, which critical traces are highlighted.



## UCC28780 SLUSD12A – OCTOBER 2017–REVISED FEBRUARY 2018

#### www.ti.com

## Layout Example (continued)







Figure 56. Schematic B of the 45-W EVM



## Layout Example (continued)



Figure 57. Top Assembly and First Layer of PCB



## Figure 58. Second Layer of PCB



## Layout Example (continued)



Figure 59. Third Layer of PCB



Figure 60. Bottom Assembly and Fourth Layer of PCB



## **11** Device and Documentation Support

## **11.1 Documentation Support**

#### 11.1.1 Related Documentation

For related documentation see the following:

• Using the UCC28780EVM-002 45-W 20-V High Density GaN Active-Clamp Flyback Converter

#### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## **11.3 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
UCC28780D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UCC28780	Samples
UCC28780DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	UCC28780	Samples
											bampies
UCC28780RTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	U28780	Samples
UCC28780RTET	ACTIVE	WQFN	RTE	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	U28780	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*A	I dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	UCC28780DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
	UCC28780RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
	UCC28780RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC28780DR	SOIC	D	16	2500	340.5	336.1	32.0
UCC28780RTER	WQFN	RTE	16	3000	367.0	367.0	35.0
UCC28780RTET	WQFN	RTE	16	250	210.0	185.0	35.0



5-Jan-2022

## TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
UCC28780D	D	SOIC	16	40	507	8	3940	4.32

# **RTE 16**

3 x 3, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated