RENESAS

EL8102, EL8103

500MHz Rail-to-Rail Amplifiers

OBSOLETE PRODUCT POSSIBLE SUBSTITUTE PRODUCT EL8100 AND EL8101

FN7104 Rev 7.00 August 10, 2007

DATASHEET

The EL8102, EL8103 represent single rail-to-rail amplifiers with a -3dB bandwidth of 500MHz and slew rate of 600V/ μ s. Running off a very low 5.6mA supply current, the EL8102, EL8103 also feature inputs that go to 0.15V below the V_S-rail.

The EL8102 includes a fast-acting disable/power-down circuit. With a 25ns disable and a 200ns enable, the EL8102 is ideal for multiplexing applications.

The EL8102, EL8103 are designed for a number of general purpose video, communication, instrumentation, and industrial applications. The EL8102 is available in 8 Ld SOIC and 6 Ld SOT-23 packages and the EL8103 is available in a 5 Ld SOT-23 package. All are specified for operation over the -40°C to +85°C temperature range.

Ordering Information

PART NUMBER	PART MARKING	PACKAGE	PKG. DWG. #
EL8102IS	8102IS	8 Ld SOIC	MDP0027
EL8102IS-T7	8102IS	8 Ld SOIC	MDP0027
EL8102IS-T13	8102IS	8 Ld SOIC	MDP0027
EL8102ISZ (Note)	8102ISZ	8 Ld SOIC (Pb-free)	MDP0027
EL8102ISZ-T7 (Note)	8102ISZ	8 Ld SOIC (Pb-free)	MDP0027
EL8102ISZ-T13 (Note)	8102ISZ	8 Ld SOIC (Pb-free)	MDP0027
EL8102IW-T7	4	6 Ld SOT-23	MDP0038
EL8102IW-T7A	4	6 Ld SOT-23	MDP0038
EL8102IWZ-T7 (Note)	BAVA	6 Ld SOT-23 (Pb-free)	MDP0038
EL8102IWZ-T7A (Note)	BAVA	6 Ld SOT-23 (Pb-free)	MDP0038
EL8103IW-T7	5	5 Ld SOT-23	MDP0038
EL8103IW-T7A	5	5 Ld SOT-23	MDP0038
EL8103IWZ-T7 (Note)	BAWA	5 Ld SOT-23 (Pb-free)	MDP0038
EL8103IWZ-T7A (Note)	BAWA	5 Ld SOT-23 (Pb-free)	MDP0038

*Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Features

- 500MHz -3dB bandwidth
- · 600V/µs slew rate
- Low supply current = 5.6mA
- · Supplies from 3V to 5.0V
- · Rail-to-rail output
- Input to 0.15V below V_S-
- Fast 25ns disable (EL8102 only)
- Low cost
- Pb-Free available (RoHS compliant)

Applications

- Video amplifiers
- · Portable/hand-held products
- · Communications devices

Pinouts



Absolute Maximum Ratings (T_A = 25°C)

Supply Voltage from V _S + to V _S 5.5\	/
Input Voltage	/
Differential Input Voltage	/
Continuous Output Current 40m/	ł

Thermal Information

Power Dissipation	See Curves
Storage Temperature	65°C to +125°C
Ambient Operating Temperature	40°C to +85°C
Operating Junction Temperature	+125°C
Pb-free reflow profile	see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.a	sp

CAUTION:Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Specifications V_{S} + = 5V, V_{S} - = GND, T_{A} = +25°C, V_{CM} = 2.5V, R_{L} to 2.5V, A_{V} = 1, Unless Otherwise Specified.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 1)	ТҮР	MAX (Note 1)	UNIT
INPUT CHARA	ACTERISTICS		1			
V _{OS}	Offset Voltage		-8	-0.8	+8	mV
TCV _{OS}	Offset Voltage Temperature Coefficient	Measured from T _{MIN} to T _{MAX}		3		μV/°C
IB	Input Bias Current	V _{IN} = 0V	-9	-6		μA
I _{OS}	Input Offset Current	V _{IN} = 0V		0.1	0.6	μA
TCI _{OS}	Input Bias Current Temperature Coefficient	Measured from T_{MIN} to T_{MAX}		2		nA/°C
CMRR	Common Mode Rejection Ratio	V _{CM} = -0.15V to +3.5V	70	95		dB
CMIR	Common Mode Input Range		V _S 0.15		V _S + -1.5	V
R _{IN}	Input Resistance	Common Mode		3.5		MΩ
C _{IN}	Input Capacitance			0.5		pF
AVOL	Open Loop Gain	V_{OUT} = +1.5V to +3.5V, R _L = 1k Ω to GND	75	90		dB
		V_{OUT} = +1.5V to +3.5V, R _L = 150 Ω to GND		80		dB
OUTPUT CHA	RACTERISTICS		I			
R _{OUT}	Output Resistance	A _V = +1		30		mΩ
V _{OP}	Positive Output Voltage Swing	$R_L = 1k\Omega$	4.85	4.9		V
		R _L = 150Ω	4.6	4.7		V
V _{ON}	Negative Output Voltage Swing	R _L = 150Ω		100	150	mV
		$R_L = 1k\Omega$		25	50	mV
I _{OUT}	Linear Output Current			65		mA
I _{SC} (source)	Short Circuit Current	R _L = 10Ω	70	80		mA
I _{SC} (sink)	Short Circuit Current	R _L = 10Ω	120	150		mA
POWER SUPP	, PLY	•				
PSRR	Power Supply Rejection Ratio	V _S + = 4.5V to 5.5V	70	95		dB
I _{S-ON}	Supply Current - Enabled			5.6	6	mA
I _{S-OFF}	Supply Current - Disabled			30		μA
ENABLE (EL8	102 ONLY)	L	11			
t _{EN}	Enable Time			200		ns
t _{DS}	Disable Time			25		ns
V _{IH-ENB}	ENABLE Pin Voltage for Power-up			0.8		V
V _{IL-ENB}	ENABLE Pin Voltage for Shut-down			2		V



Electrical Specifications	V_{S} + = 5V, V_{S} - = GND, T_{A} = +25°C, V_{CM} = 2.5V, R_{L} to 2.5V, A_{V} = 1, Unless Otherwise Specified. (Continued)
----------------------------------	--

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 1)	ТҮР	MAX (Note 1)	UNIT
I _{IH-ENB}	ENABLE Pin Input Current High			8.6		μA
I _{IL-ENB}	ENABLE Pin Input for Current Low			0.01		μA
AC PERFORM	IANCE		• • •			
BW	-3dB Bandwidth	$A_V = +1, R_F = 0\Omega, C_L = 5pF$		500		MHz
		A_V = -1, R_F = 1k Ω , C_L = 5pF		140		MHz
		A_V = +2, R_F = 1k Ω , C_L = 5pF		165		MHz
		$A_V = +10, R_F = 1k\Omega, C_L = 5pF$		18		MHz
BW	±0.1dB Bandwidth	$A_V = +1, R_F = 0\Omega, C_L = 5pF$		35		MHz
Peak	Peaking	$A_V = +1, R_L = 1k\Omega, C_L = 5pF$		1		dB
GBWP	Gain Bandwidth Product			200		MHz
PM	Phase Margin	$R_L = 1k\Omega$, $C_L = 5pF$		55		0
SR	Slew Rate	A_V = 2, R_L = 100 Ω , V_{OUT} = 0.5V to 4.5V	500	600		V/µs
t _R	Rise Time	2.5V _{STEP} , 20% to 80%		4		ns
t _F	Fall Time	2.5V _{STEP} , 20% to 80%		2		ns
OS	Overshoot	200mV step		10		%
t _{PD}	Propagation Delay	200mV step		1		ns
t _S	0.1% Settling Time	200mV step		15		ns
dG	Differential Gain	A_V = +2, R_F = 1k Ω , R_L = 150 Ω		0.01		%
dP	Differential Phase	$A_V = +2, R_F = 1k\Omega, R_L = 150\Omega$		0.01		0
e _N	Input Noise Voltage	f = 10kHz		12		nV/√Hz
i _N +	Positive Input Noise Current	f = 10kHz		1.7		pA/√Hz
i _N -	Negative Input Noise Current	f = 10kHz		1.3		pA/√Hz

NOTE:

1. Parts are 100% tested at +25°C. Over-temperature limits established by characterization and are not production tested.

Pin Descriptions

	PIN			
EL8102IS	EL8102IW	EL8103IW	NAME	FUNCTION
1			NC	Not connected
2	4	4	IN-	Inverting input
3	3	3	IN+	Non-inverting input
4	2	2	VS-	Negative power supply
5			NC	Not connected
6	1	1	OUT	Amplifier output
7	6	5	VS+	Positive power supply
8	5		ENABLE	Enable and disable input

Simplified Schematic Diagram



Typical Performance Curves



FIGURE 1. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGE LEVELS







FIGURE 2. SMALL SIGNAL FREQUENCY RESPONSE vs $R_{\rm F}$ AND $R_{\rm G}$









FIGURE 5. SMALL SIGNAL FREQUENCY RESPONSE FOR VARIOUS RLOAD



FIGURE 7. SMALL SIGNAL FREQUENCY RESPONSE vs CL



FIGURE 9. OPEN LOOP GAIN AND PHASE vs FREQUENCY



FIGURE 6. SMALL SIGNAL FREQUENCY RESPONSE vs VARIOUS R_{LOAD}



FIGURE 8. SMALL SIGNAL FREQUENCY RESPONSE FOR VARIOUS $\rm C_L$



FIGURE 10. DISABLED OUTPUT ISOLATION FREQUENCY RESPONSE







FIGURE 13. OUPUT IMPEDANCE vs FREQUENCY







FIGURE 12. SMALL SIGNAL BANDWIDTH vs SUPPLY VOLTAGE



FIGURE 14. SMALL SIGNAL PEAKING vs SUPPLY VOLTAGE



FIGURE 16. SUPPLY CURRENT vs SUPPLY VOLTAGE



FIGURE 17. HARMONIC DISTORTION vs OUTPUT VOLTAGE



FIGURE 19. HARMONIC DISTORTION vs FREQUENCY







FIGURE 18. HARMONIC DISTORTION vs LOAD RESISTANCE



FIGURE 20. VOLTAGE AND CURRENT NOISE vs FREQUENCY









FIGURE 23. SMALL SIGNAL TRANSIENT REPONSE





FIGURE 25. OUTPUT SWING



FIGURE 27. DISABLED RESPONSE









CH1, CH2, 1V/DIV, M=100ns









FIGURE 29. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

Description of Operation and Application Information

Product Description

The EL8102, EL8103 are wide bandwidth, single supply, low power and rail-to-rail output voltage feedback operational amplifiers. Both amplifiers are internally compensated for closed loop gain of +1 of greater. Connected in voltage follower mode and driving a 1k Ω load, the EL8102, EL8103 have a -3dB bandwidth of 500MHz. Driving a 150 Ω load, the bandwidth is about 350MHz while maintaining a 600V/µs slew rate. The EL8102 is available with a power-down pin to reduce power to 30µA typically while the amplifier is disabled.

Input, Output and Supply Voltage Range

The EL8102, EL8103 have been designed to operate with a single supply voltage from 3V to 5.0V. Split supplies can also be used as long as their total voltage is within 3V to 5.0V. The amplifiers have an input common mode voltage range from 0.15V below the negative supply (VS- pin) to within 1.5V of the positive supply (VS+ pin). If the input signal is outside the above specified range, it will cause the output signal to be distorted.

The output of the EL8102, EL8103 can swing rail-to-rail. As the load resistance becomes lower, the ability to drive close to each rail is reduced. For the load resistor $1k\Omega$, the output swing is about 4.9V at a 5V supply. For the load resistor 150Ω , the output swing is about 4.6V.

Choice of Feedback Resistor and Gain Bandwidth Product

For applications that require a gain of +1, no feedback resistor is required. Just short the output pin to the inverting input pin. For gains greater than +1, the feedback resistor forms a pole with the parasitic capacitance at the inverting input. As this pole becomes smaller, the amplifier's phase margin is reduced. This causes ringing in the time domain and peaking in the frequency domain. Therefore, R_F has some maximum value that should not be exceeded for optimum performance. If a large value of R_F must be used, a small capacitor in the few pF range in parallel with R_F can help to reduce the ringing and peaking at the expense of reducing the bandwidth.

As far as the output stage of the amplifier is concerned, the output stage is also a gain stage with the load. R_F and R_G appear in parallel with R_L for gains other than +1. As this combination gets smaller, the bandwidth falls off. Consequently, R_F also has a minimum value that should not be exceeded for optimum performance. For a gain of +1, $R_F = 0$ is optimum. For the gains other than +1, optimum response is obtained with R_F between 300Ω to $1k\Omega$.

The EL8102, EL8103 have a gain bandwidth product of 200MHz. For gains \geq 5, its bandwidth can be predicted by the Equation 1:

 $Gain \times BW = 200MHz$ (EQ. 1)

Video Performance

For good video performance, an amplifier is required to maintain the same output impedance and the same frequency response as DC levels are changed at the output. This is especially difficult when driving a standard video load of 150Ω because the change in output current with DC level. Special circuitry has been incorporated in the EL8102, EL8103 to reduce the variation of the output impedance with the current output. This results in dG and dP specifications of 0.01% and 0.01°, while driving 150Ω at a gain of 2. Driving high impedance loads would give a similar or better dG and dP performance.

Driving Capacitive Loads and Cables

The EL8102, EL8103 can drive 10pF loads in parallel with 1k Ω with less than 5dB of peaking at a gain of +1. If less peaking is desired in applications, a small series resistor (usually between 5 Ω to 50 Ω) can be placed in series with the



output to eliminate most peaking. However, this will reduce the gain slightly. If the gain setting is greater than 1, the gain resistor R_G can then be chosen to make up for any gain loss which may be created by the additional series resistor at the output.

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, a back-termination series resistor at the amplifier's output will isolate the amplifier from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. Again, a small series resistor at the output can help to reduce peaking.

Disable/Power-Down

The EL8102 can be disabled and its output placed in a high impedance state. The turn-off time is about 25ns and the turn-on time is about 200ns. When disabled, the amplifier's supply current is reduced to 30µA typically, thereby effectively eliminating the power consumption. The amplifier's power down can be controlled by standard TTL or CMOS signal levels at the ENABLE pin. The applied logic signal is relative to V_S- pin. Letting the ENABLE pin float or applying a signal that is less than 0.8V above V_S- will enable the amplifier. The amplifier will be disabled when the signal at ENABLE pin is 2V above V_S-.

Output Drive Capability

The EL8102, EL8103 do not have internal short circuit protection circuitry. They have a typical short circuit current of 80mA sourcing and 150mA sinking for the output is connected to half way between the rails with a 10Ω resistor. If the output is shorted indefinitely, the power dissipation could easily increase such that the part will be destroyed. Maximum reliability is maintained if the output current never exceeds ±40mA. This limit is set by the design of the internal metal interconnections.

Power Dissipation

With the high output drive capability of the EL8102, EL8103, It is possible to exceed the +125°C absolute maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if the load conditions or package types need to be modified for the amplifier to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to Equation 2:

$$PD_{MAX} = \frac{T_{JMAX} - T_{AMAX}}{\theta_{JA}}$$
(EQ. 2)

Where:

T_{JMAX} = Maximum junction temperature

T_{AMAX} = Maximum ambient temperature

 θ_{JA} = Thermal resistance of the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:

For sourcing, Equation 3:

$$PD_{MAX} = V_{S} \times I_{SMAX} + (V_{S} - V_{OUT}) \times \frac{V_{OUT}}{R_{L}}$$
(EQ. 3)

For sinking, Equation 4:

$$PD_{MAX} = V_{S} \times I_{SMAX} + (V_{OUT} - V_{S}) \times I_{LOAD}$$
(EQ. 4)

Where:

V_S = Total supply voltage

I_{SMAX} = Maximum quiescent supply current

V_{OUT} = Maximum output voltage of the application

R_{LOAD} = Load resistance tied to ground

 I_{LOAD} = Load current

By setting the two PD_{MAX} equations equal to each other, we can solve the output current and R_{LOAD} to avoid the device overheat.

Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as short as possible. The power supply pin must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the V_S- pin is connected to the ground plane, a single 4.7µF tantalum capacitor in parallel with a 0.1µF ceramic capacitor from V_S+ to GND will suffice. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used. In this case, the VS- pin becomes the negative supply rail.

For good AC performance, parasitic capacitance should be kept to a minimum. Use of wire wound resistors should be avoided because of their additional series inductance. Use of sockets should also be avoided if possible. Sockets add parasitic inductance and capacitance that can result in compromised performance. Minimizing parasitic capacitance at the amplifier's inverting input pin is very important. The feedback resistor should be placed very close to the inverting input pin. Strip line design techniques are recommended for the signal traces.

Typical Applications

VIDEO SYNC PULSE REMOVER

Many CMOS analog to digital converters have a parasitic latch up problem when subjected to negative input voltage levels. Since the sync tip contains no useful video information and it is a negative going pulse, we can chop it off. Figure 30 shows a gain of 2 connections for EL8102, EL8103. Figure 31 shows the complete input video signal applied at the input, as well as the output signal with the negative going sync pulse removed.



FIGURE 30. SYNC PULSE REMOVER





MULTIPLEXER

Besides the normal power-down usage, the ENABLE pin of the EL8102 can be used for multiplexing applications. Figure 32 shows two EL8102 with the outputs tied together, driving a back terminated 75 Ω video load. A 2V_{P-P} 2MHz sine wave is applied to Amp A and a 1V_{P-P} 2MHz sine wave is applied to Amp B. Figure 33 shows the ENABLE signal and the resulting output waveform at V_{OUT}. Observe the breakbefore-make operation of the multiplexing. Amp A is on and V_{IN1} is passed through to the output when the ENABLE signal is low and turns off in about 25ns when the ENABLE signal is high. About 200ns later, Amp B turns on and V_{IN2} is passed through to the output. The break-before-make operation ensures that more than one amplifier isn't trying to drive the bus at the same time.



FIGURE 32. TWO TO ONE MULTIPLEXER



SINGLE SUPPLY VIDEO LINE DRIVER

The EL8102 and EL8103 are wideband rail-to-rail output op amplifiers with large output current, excellent dG, dP, and low distortion that allow them to drive video signals in low supply applications. Figure 34 is the single supply non-inverting video line driver configuration and Figure 35 is the inverting video line driver configuration. The signal is AC coupled by C_1 . R_1 and R_2 are used to level shift the input and output to provide the largest output swing. R_F and R_G set the AC gain. C_2 isolates the virtual ground potential. R_T and R_3 are the termination resistors for the line. C_1 , C_2 and C_3 are selected big enough to minimize the droop of the luminance signal.





FIGURE 34. 5V SINGLE SUPPLY NON INVERTING VIDEO LINE DRIVER

FIGURE 35. SINGLE SUPPLY INVERTING VIDEO LINE DRIVER



FIGURE 36. VIDEO LINE DRIVER FREQUENCY RESPONSE

Small Outline Package Family (SO)







MDP0027

SMALL OUTLINE PACKAGE FAMILY (SO)

	INCHES								
SYMBOL	SO-8	SO-14	SO16 (0.150")	SO16 (0.300") (SOL-16)	SO20 (SOL-20)	SO24 (SOL-24)	SO28 (SOL-28)	TOLERANCE	NOTES
А	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	±0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	±0.002	-
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	±0.003	-
С	0.009	0.009	0.009	0.011	0.011	0.011	0.011	±0.001	-
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	±0.004	1, 3
Е	0.236	0.236	0.236	0.406	0.406	0.406	0.406	±0.008	-
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	±0.004	2, 3
е	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	-
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	±0.009	-
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	-
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	-
Ν	8	14	16	16	20	24	28	Reference	-

Rev. M 2/07

NOTES:

- 1. Plastic or metal protrusions of 0.006" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994



SOT-23 Package Family







MDP0038

SOT-23 PACKAGE FAMILY

	MILLIN				
SYMBOL	SOT23-5	SOT23-6	TOLERANCE		
A	1.45	1.45	MAX		
A1	0.10	0.10	±0.05		
A2	1.14	1.14	±0.15		
b	0.40	0.40	±0.05		
С	0.14	0.14	±0.06		
D	2.90	2.90	Basic		
E	2.80	2.80	Basic		
E1	1.60	1.60	Basic		
е	0.95	0.95	Basic		
e1	1.90	1.90	Basic		
L	0.45	0.45	±0.10		
L1	0.60	0.60	Reference		
N	5	6	Reference		
Rev. F 2/07					

NOTES:

- 1. Plastic or metal protrusions of 0.25mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25mm maximum per side are not included.
- 3. This dimension is measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 5. Index area Pin #1 I.D. will be located within the indicated zone (SOT23-6 only).
- 6. SOT23-5 version has no center lead (shown as a dashed line).

© Copyright Intersil Americas LLC 2003-2007. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <u>www.intersil.com/en/support/qualandreliability.html</u>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

FN7104 Rev 7.00 August 10, 2007

