

## STL20DNF06LAG

# Automotive-grade dual N-channel 60 V, 27 mΩ typ., 20 A STripFET™ II Power MOSFET in a PowerFLAT™ 5x6 double island package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>	P <sub>TOT</sub>
STL20DNF06LAG	60 V	40 mΩ	20 A	75 W

- Designed for Automotive applications and AEC-Q101 qualified
- PowerFLAT™ 5x6 double island with wettable flanks
- Logic level V<sub>GS(th)</sub>
- Maximum junction temperature: T<sub>J</sub> = 175 °C

## **Applications**

Switching applications

## Description

This Power MOSFET series realized with STMicroelectronics unique STripFET™ process is specifically designed to minimize input capacitance and gate charge. It is therefore ideal as a primary switch in advanced high-efficiency isolated DC-DC converters for Telecom and Computer applications. It is also suitable for any application with low gate charge drive requirements.

Table 1: Device summary

Order code	Marking	Package	Packing
STL20DNF06LAG	20DNF06L	PowerFLAT™ 5x6 double island	Tape and reel

Contents STL20DNF06LAG

## Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 double island WF type R package information	n9
	4.2	PowerFLAT™ 5x6 WF packing information	12
5	Revisio	n history	14

STL20DNF06LAG Electrical ratings

## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	60	V
$V_{GS}$	Gate-source voltage	±20	V
In <sup>(1)(2)</sup>	Drain current (continuous) at T <sub>case</sub> = 25 °C	20	Δ.
ID( 7/1=7	Drain current (continuous) at T <sub>case</sub> = 100 °C	20	Α
I <sub>DM</sub> <sup>(1)(3)</sup>	Drain current (pulsed)		Α
Ip <sup>(4)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 25 °C		Α
ID	Drain current (continuous) at T <sub>pcb</sub> = 100 °C		A
I <sub>DM</sub>	Drain current (pulsed)	29.6	Α
Ртот	Total dissipation at T <sub>case</sub> = 25 °C	75	10/
Ртот	Total dissipation at T <sub>pcb</sub> = 25 °C	4.8	W
T <sub>stg</sub>	Storage temperature		°C
Tj	Operating junction temperature	-55 to 175	C

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	2.0	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	31.3	

#### Notes:

**Table 4: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
l <sub>AV</sub>	Avalanche current, not repetitive	7.4	Α
E <sub>AS</sub> <sup>(1)</sup>	Single pulse avalanche energy	210	mJ

#### Notes:

 $<sup>^{(1)}</sup>$ This value is rated according to  $R_{thj\text{-c}}$ .

<sup>&</sup>lt;sup>(2)</sup>Current limited by package.

 $<sup>^{\</sup>left( 3\right) }$  Pulse width is limited by safe operating area.

 $<sup>^{(4)}</sup>$  This value is rated according to  $R_{\text{thj-pcb}}$ .

 $<sup>^{(1)}</sup>$  When mounted on a 1-inch² FR-4, 2 Oz copper board, t < 10 s.

 $<sup>^{(1)}</sup>$  starting  $T_j = 25$  °C,  $I_D = I_{AV}$ , per channel.

Electrical characteristics STL20DNF06LAG

## 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250  \mu\text{A}$	60			٧
	Zara gata valtaga drain	$V_{GS} = 0 \text{ V}, V_{DS} = 60 \text{ V}$			1	μΑ
IDSS	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 60 V, T <sub>C</sub> = 125 °C			100	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	1		2.5	V
D-ac	Static drain-source on-	$V_{GS} = 10 \text{ V}, I_D = 4 \text{ A}$		27	40	mΩ
R <sub>DS(on)</sub>	resistance	V <sub>GS</sub> = 5 V, I <sub>D</sub> = 4 A		32	50	11122

### Table 6: Dynamic

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
Ciss	Input capacitance		ı	670	ı	
Coss	Output capacitance	V <sub>DS</sub> = 25 V, f = 1 MHz, V <sub>GS</sub> = 0 V	ı	170	ı	pF
Crss	Reverse transfer capacitance	VG3 - <b>V</b>	ı	56	ı	
$Q_g$	Total gate charge	$V_{DD} = 25 \text{ V}, I_D = 7.4 \text{ A},$	ı	22.5	ı	
Qgs	Gate-source charge	V <sub>GS</sub> = 10 V (see <i>Figure 15</i> :	ı	2.5	ı	nC
$Q_{gd}$	Gate-drain charge	"Gate charge test circuit")	-	7	-	

### Table 7: Switching times

	<u> </u>					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 30 \text{ V}, I_{D} = 3.7 \text{ A}$	ı	7	-	
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 14: "Switching	ı	15.4	-	
t <sub>d(off)</sub>	Turn-off delay time	times test circuit for	-	36.8	-	ns
t <sub>f</sub>	Fall time	resistive load" and Figure 19: "Switching time waveform")	-	7.7	-	

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		7.4	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		29.6	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 7.4 A	-		1.5	V
t <sub>rr</sub>	Reverse recovery time I <sub>SD</sub> = 7.4 A,		-	28		ns
Qrr	Reverse recovery charge di/dt = 100 A/µs, V <sub>DD</sub> = 48 V (see <i>Figure 16: "Test circuit</i>		-	31.6		nC
I <sub>RRM</sub>	Reverse recovery current	for inductive load switching and diode recovery times")	-	2.26		А

#### Notes:

 $<sup>^{\</sup>left( 1\right) }$  Pulse width is limited by safe operating area.

 $<sup>^{(2)}</sup>$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.

# 2.1 Electrical characteristics (curves)








Figure 3: Thermal impedance  $K = \frac{10^{-1}}{\delta = 0.5}$   $\frac{\delta = 0.2}{\delta = 0.02}$   $\frac{\delta = 0.01}{\delta = 0.01}$   $\frac{\delta = 0.01}{\delta = 0.02}$   $\frac{\delta = 0.02}{\delta = 0.02}$   $\frac{\delta = 0.01}{\delta = 0.02}$   $\frac{\zeta_{th} = K^* R_{th; -pcb}}{\delta = t_p / T}$   $\frac{-t_t}{T}$   $\frac{10^{-3}}{10^{-5}}$   $\frac{10^{-4}}{10^{-3}}$   $\frac{10^{-2}}{10^{-1}}$   $\frac{10^{-1}}{10^{0}}$   $\frac{10^{-1}}{t_p}(s)$ 












Figure 9: Normalized gate threshold voltage vs temperature V<sub>GS(th)</sub> (norm.) GIPG110815EL6PA1LVTH I<sub>D</sub> = 250 μA 1.1 1.0 0.9 0.8 0.7 0.6 0.5 -75 25 75 125 175 T<sub>i</sub> (°C)

Figure 10: Normalized on-resistance vs temperature (VGS = 5 V)

R<sub>DS(on)</sub> GIPG110815EL6PA1LRON5V
(norm.)

2.0

V<sub>GS</sub> = 5 V


1.6


1.2


0.8

0.4

-75 -25 25 75 125 175 T<sub>j</sub> (°C)








Test circuits STL20DNF06LAG


## 3 Test circuits


Figure 14: Switching times test circuit for resistive load


RL 2200 3.3 µF VDD

PW AM01468v1









## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

# 4.1 PowerFLAT™ 5x6 double island WF type R package information

Bottom view Pin 1 identification Detail A £2 Scale 3:1 E6 0.08 Side view Top view Pin 1 identification Detail A ŏ 8256945\_r13\_typeR-WF

Figure 20: PowerFLAT™ 5x6 double island WF type R package outline

Table 9: PowerFLAT™ 5x6 double island WF type R mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
D	5.00	5.20	5.40
D2	1.68		1.88
E	6.20	6.40	6.60
E2	3.50		3.70
E4	0.55		0.75
E5	0.08		0.28
E6	2.35		2.55
E7	0.40		0.60
е		1.27	
L	0.70		0.90
L1		0.275	
K	1.275		1.575

5.4 4.45 3.15 1.9 0.4 8.0 1.65 0.65 (x4) 1.25 1.27

Figure 21: PowerFLAT™ 5x6 double island recommended footprint (dimensions are in mm)

3.81

8256945\_DI\_FP\_R13

Package information STL20DNF06LAG

# 4.2 PowerFLAT™ 5x6 WF packing information

Figure 22: PowerFLAT™ 5x6 WF tape





Figure 23: PowerFLAT™ 5x6 package orientation in carrier tape



R1.10
R1.10
R1.10
R1.10
R1.10
R25.00
R1.10

Revision history STL20DNF06LAG

# 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
29-Sep-2015	1	First release.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

